| /llvm-project/llvm/include/llvm/ADT/ |
| H A D | SparseBitVector.h | 688 void intersectWithComplement(const SparseBitVector<ElementSize> &RHS1, in intersectWithComplement()
734 void intersectWithComplement(const SparseBitVector<ElementSize> *RHS1, in intersectWithComplement()
|
| /llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAndOrXor.cpp | 1315 Value *RHS0 = RHS->getOperand(0), *RHS1 = RHS->getOperand(1); matchIsFiniteTest() local
1333 Value *RHS0 = RHS->getOperand(0), *RHS1 = RHS->getOperand(1); foldLogicOfFCmps() local
3189 Value *RHS1 = RHS->getOperand(1); foldAndOrOfICmpEqConstantAndICmp() local
3242 Value *LHS1 = LHS->getOperand(1), *RHS1 = RHS->getOperand(1); foldAndOrOfICmps() local
4055 Value *RHS0 = RHS->getOperand(0), *RHS1 = RHS->getOperand(1); foldXorOfICmps() local
[all...] |
| /llvm-project/llvm/lib/Transforms/Scalar/ |
| H A D | GuardWidening.cpp | 729 ConstantInt *RHS0, *RHS1; mergeChecks() local
|
| H A D | LICM.cpp | 2440 Value *LHS1, *LHS2, *RHS1, *RHS2; hoistMinMax() local
|
| /llvm-project/llvm/lib/Target/AVR/ |
| H A D | AVRISelLowering.cpp | 843 SDValue RHS1 = DAG.getNode(ISD::EXTRACT_ELEMENT, DL, MVT::i16, RHS_0, getAVRCmp() local
|
| /llvm-project/llvm/lib/Analysis/ |
| H A D | InstructionSimplify.cpp | 1867 Value *RHS0 = RHS->getOperand(0), *RHS1 = RHS->getOperand(1); simplifyAndOrOfFCmps() local
|
| H A D | ValueTracking.cpp | 9069 const Value *RHS1, *RHS2; isImpliedCondition() local
|
| /llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 7120 Register RHS1 = Cmp2->getRHSReg(); tryFoldLogicOfFCmps() local
|
| /llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 5711 SDValue RHS1, RHS2; OptimizeVFPBrcond() local
12259 Register RHS1 = MI.getOperand(3).getReg(); EmitInstrWithCustomInserter() local
|
| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 6185 SDValue RHS1 = RHS->getOperand(1); foldAndOrOfSETCC() local
[all...] |
| /llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 23146 SDValue RHS1, RHS2; splitIntVSETCC() local
48490 SDValue RHS1 = RHS.getOperand(1); combineVectorHADDSUB() local
[all...] |