| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | SafeStackLayout.cpp | 111 StackRegion R0 = R; in layoutObject() local
117 StackRegion R0 = R; in layoutObject() local
|
| H A D | ComplexDeinterleavingPass.cpp | 569 Value *R0 = Real->getOperand(0); in identifyNodeWithImplicitAdd() local
698 Value *R0 = RealMulI->getOperand(0); in identifyPartialMul() local
861 auto *R0 = Real->getOperand(0); identifySymmetricOperation() local
[all...] |
| /freebsd-src/crypto/openssl/crypto/rc4/asm/ |
| H A D | rc4-md5-x86_64.pl | 238 sub R0 { subroutine
|
| /freebsd-src/crypto/openssl/crypto/md5/asm/ |
| H A D | md5-586.pl | 57 sub R0 subroutine
|
| H A D | md5-sparcv9.pl | 66 sub R0 { subroutine
|
| /freebsd-src/crypto/openssl/crypto/md4/ |
| H A D | md4_local.h | 50 #define R0(a,b,c,d,k,s,t) { \ macro
|
| /freebsd-src/contrib/llvm-project/compiler-rt/lib/orc/tests/unit/ |
| H A D | executor_address_test.cpp | 88 ExecutorAddrRange R0(A0, A1), R1(A1, A2), R2(A2, A3), R3(A0, A2), R4(A1, A3); in TEST() local
|
| /freebsd-src/crypto/openssl/crypto/md5/ |
| H A D | md5_local.h | 62 #define R0(a,b,c,d,k,s,t) { \ macro
|
| /freebsd-src/crypto/openssh/openbsd-compat/ |
| H A D | sha1.c | 42 #define R0(v,w,x,y,z,i) z+=((w&(x^y))^y)+blk0(i)+0x5A827999+rol(v,5);w=rol(w,30); macro
|
| /freebsd-src/contrib/ldns/ |
| H A D | sha1.c | 38 #define R0(v,w,x,y,z,i) z+=((w&(x^y))^y)+blk0(i)+0x5A827999+rol(v,5);w=rol(w,30); macro
|
| /freebsd-src/contrib/wpa/src/crypto/ |
| H A D | sha1-internal.c | 144 #define R0(v,w,x,y,z,i) \ macro
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86EncodingOptimization.cpp | 268 FROM_TO(FROM,TO,R0,R1) optimizeMOVSX() argument
|
| /freebsd-src/contrib/ntp/libntp/lib/isc/ |
| H A D | sha1.c | 107 #define R0(v,w,x,y,z,i) \ macro
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MicroMipsSizeReduction.cpp | 596 static bool IsMovepDestinationRegPair(unsigned R0, unsigned R1) { in IsMovepDestinationRegPair()
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstructionCombining.cpp | 1206 Value *R0 = RHS->getIncomingValue(0); matchSymmetricPhiNodesPair() local
1818 Value *L0, *L1, *R0, *R1; foldVectorBinop() local
|
| H A D | InstCombineAndOrXor.cpp | 1142 std::optional<IntPart> R0 = GetMatchPart(Cmp0, 1); foldEqOfParts() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCFrameLowering.cpp | 444 Register R0 = Subtarget.isPPC64() ? PPC::X0 : PPC::R0; findScratchRegister() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonGenInsert.cpp | 1086 unsigned R0 = BaseOrd[IF.SrcR], R1 = BaseOrd[IF.InsR]; in pruneCoveredSets() local
|
| H A D | HexagonISelLoweringHVX.cpp | 1422 SDValue R0 = LoHalf(V, DAG); in insertHvxSubvectorReg() local
|
| /freebsd-src/sys/contrib/edk2/Include/Library/ |
| H A D | BaseLib.h | 67 UINT64 R0; member
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 1428 unsigned R0 = RegList.List->front(); in isRegList16() local
2303 unsigned R0 = Inst.getOperand(0).getReg(); in processInstruction() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | ValueTracking.cpp | 8260 areMatchingOperands(const Value * L0,const Value * L1,const Value * R0,const Value * R1,bool & AreSwappedOps) areMatchingOperands() argument
8307 isImpliedCondICmps(const ICmpInst * LHS,CmpInst::Predicate RPred,const Value * R0,const Value * R1,const DataLayout & DL,bool LHSIsTrue,unsigned Depth) isImpliedCondICmps() argument
[all...] |
| /freebsd-src/contrib/llvm-project/clang/lib/CodeGen/ |
| H A D | MicrosoftCXXABI.cpp | 3033 llvm::Value *R0 = Builder.CreateExtractValue(R, 0, "rhs.0"); EmitMemberPointerComparison() local
|
| /freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 27801 SDValue R0 = DAG.getNode(ISD::SRL, DL, NextVT, ResNext, Shift); LowerVectorCTLZInRegLUT() local
29220 SDValue R0 = DAG.getNode(Opc, dl, VT, R, Amt0); LowerShift() local
29361 SDValue R0 = DAG.getNode(ShOpc, dl, VT, R, DAG.getBitcast(VT, Amt0)); LowerShift() local
[all...] |
| /freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 6931 SDValue R0 = RightHand.getOperand(0); foldLogicTreeOfShifts() local
[all...] |