| /llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerCombiner.cpp | 333 Register PtrReg = Store.getPointerReg(); in applySplitStoreZero128() local
727 Register PtrReg = St->getPointerReg(); optimizeConsecutiveMemOpAddressing() local
|
| H A D | AArch64InstructionSelector.cpp | 2909 const Register PtrReg = LdSt.getPointerReg(); select() local
|
| /llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallLowering.cpp | 430 Register PtrReg = B.getMRI()->createGenericVirtualRegister(PtrTy); lowerParameter() local
561 Register PtrReg = MRI.createGenericVirtualRegister(ConstPtrTy); lowerFormalArgumentsKernel() local
|
| H A D | AMDGPURegisterBankInfo.cpp | 1089 Register PtrReg = MI.getOperand(1).getReg(); in applyMappingLoad() local
3431 Register PtrReg = MI.getOperand(0).getReg(); applyMappingImpl() local
3648 Register PtrReg = MI.getOperand(1).getReg(); getInstrMappingForLoad() local
[all...] |
| H A D | AMDGPULegalizerInfo.cpp | 3070 Register PtrReg = MI.getOperand(1).getReg(); legalizeLoad() local
3198 Register PtrReg = MI.getOperand(1).getReg(); legalizeAtomicCmpXChg() local
|
| H A D | AMDGPUInstructionSelector.cpp | 4279 Register PtrReg = GEPInfo.SgprParts[0]; selectSmrdImm32() local
|
| /llvm-project/llvm/lib/Target/RISCV/GISel/ |
| H A D | RISCVInstructionSelector.cpp | 759 Register PtrReg = Op.getReg(); replacePtrWithInt() local
|
| /llvm-project/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVGlobalRegistry.cpp | 1079 getPointeeTypeOp(Register PtrReg) getPointeeTypeOp() argument
|
| H A D | SPIRVInstructionSelector.cpp | 2069 Register PtrReg = I.getOperand(I.getNumExplicitDefs() + 2).getReg(); selectIntrinsic() local
|
| H A D | SPIRVBuiltins.cpp | 842 Register PtrReg = Call->Arguments[0]; buildAtomicFloatingRMWInst() local
|
| /llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 921 Register PtrReg = LoadMI->getPointerReg(); matchCombineLoadWithAndMask() local
2433 matchCombineAddP2IToPtrAdd(MachineInstr & MI,std::pair<Register,bool> & PtrReg) matchCombineAddP2IToPtrAdd() argument
2458 applyCombineAddP2IToPtrAdd(MachineInstr & MI,std::pair<Register,bool> & PtrReg) applyCombineAddP2IToPtrAdd() argument
[all...] |
| H A D | LegalizerHelper.cpp | 1361 Register PtrReg = LoadMI.getPointerReg(); narrowScalar() local
3403 Register PtrReg = LoadMI.getPointerReg(); lowerLoad() local
3545 Register PtrReg = StoreMI.getPointerReg(); lowerStore() local
[all...] |
| /llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 5183 unsigned PtrReg = Use64BitPtr ? X86::RAX : X86::EAX; Select() local
|
| /llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 12271 Register PtrReg = RegInfo.createVirtualRegister(RC); EmitPartwordAtomicBinary() local
13283 Register PtrReg = RegInfo.createVirtualRegister(RC); EmitInstrWithCustomInserter() local
[all...] |