Pg (definition) in projects: llvm-project

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched defs:Pg (Results 1 – 3 of 3) sorted by relevance

/llvm-project/llvm/lib/Target/AArch64/
H A D	AArch64TargetTransformInfo.cpp	`1072 IntrinsicInst Pg = dyn_cast<IntrinsicInst>(II.getArgOperand(1)); instCombineSVEDup() local 1109 auto Pg = dyn_cast<IntrinsicInst>(II.getArgOperand(0)); instCombineSVECmpNE() local 1205 Value Pg = II.getArgOperand(0); instCombineSVELast() local 1286 Value Pg = II.getArgOperand(0); instCombineSVECondLast() local 1373 IntrinsicInst *Pg = dyn_cast<IntrinsicInst>(PgVal); instCombineSVEPTest() local [all...]`
H A D	AArch64ISelLowering.cpp	14494 SDValue Pg = getPredicateForScalableVector(DAG, dl, VT); LowerDIV() local 18979 SDValue Pg = getPTrue(DAG, SDLoc(N), VT, AArch64SVEPredPattern::all); performFirstTrueTestVectorCombine() local 19016 SDValue Pg = getPTrue(DAG, SDLoc(N), OpVT, AArch64SVEPredPattern::all); performLastTrueTestVectorCombine() local 20843 getPTest(SelectionDAG & DAG,EVT VT,SDValue Pg,SDValue Op,AArch64CC::CondCode Cond) getPTest() argument 20948 SDValue Pg = N->getOperand(1); convertMergedOpToPredOp() local 22122 SDValue Pg = N->getOperand(1); performGLD1Combine() local 27022 auto Pg = getPredicateForFixedLengthVector(DAG, DL, VT); LowerFixedLengthVectorLoadToSVE() local 27057 auto Pg = getPredicateForFixedLengthVector(DAG, DL, InVT); convertFixedMaskToScalableVector() local 27130 auto Pg = getPredicateForFixedLengthVector(DAG, DL, VT); LowerFixedLengthVectorStoreToSVE() local 27187 SDValue Pg = getPredicateForFixedLengthVector(DAG, dl, VT); LowerFixedLengthVectorIntDivideToSVE() local 27346 auto Pg = getPredicateForVector(DAG, DL, VT); LowerToPredicatedOp() local 27441 SDValue Pg = getPredicateForVector(DAG, DL, SrcVT); LowerVECREDUCE_SEQ_FADD() local 27465 SDValue Pg = getPredicateForVector(DAG, DL, OpVT); LowerPredReductionToSVE() local 27519 SDValue Pg = getPredicateForVector(DAG, DL, SrcVT); LowerReductionToSVE() local 27569 auto Pg = getPredicateForFixedLengthVector(DAG, DL, InVT); LowerFixedLengthVectorSetccToSVE() local 27620 SDValue Pg = getPredicateForFixedLengthVector(DAG, DL, SrcVT); LowerFixedLengthConcatVectorsToSVE() local 27637 SDValue Pg = getPredicateForVector(DAG, DL, VT); LowerFixedLengthFPExtendToSVE() local 27666 SDValue Pg = getPredicateForVector(DAG, DL, RoundVT); LowerFixedLengthFPRoundToSVE() local 27695 SDValue Pg = getPredicateForFixedLengthVector(DAG, DL, VT); LowerFixedLengthIntToFPToSVE() local 27710 SDValue Pg = getPredicateForFixedLengthVector(DAG, DL, SrcVT); LowerFixedLengthIntToFPToSVE() local 27827 SDValue Pg = getPredicateForFixedLengthVector(DAG, DL, VT); LowerFixedLengthFPToIntToSVE() local 27839 SDValue Pg = getPredicateForFixedLengthVector(DAG, DL, SrcVT); LowerFixedLengthFPToIntToSVE() local [all...]
/llvm-project/llvm/lib/Target/AArch64/AsmParser/
H A D	AArch64AsmParser.cpp	`150 MCRegister Pg; member in __anon882015c50111::AArch64AsmParser::PrefixInfo`