Searched defs:OrigOp (Results 1 – 10 of 10) sorted by relevance
/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | GCNDPPCombine.cpp | 215 auto OrigOp = OrigMI.getOpcode(); createDPPInst() local 638 auto OrigOp = OrigMI.getOpcode(); combineDPPMov() local [all...] |
/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeTypes.cpp | 517 SDValue Op = OrigOp; in AnalyzeNewNode() local
|
/llvm-project/llvm/lib/Transforms/Utils/ |
H A D | PredicateInfo.cpp | 529 materializeStack(unsigned int & Counter,ValueDFSStack & RenameStack,Value * OrigOp) materializeStack() argument
|
/llvm-project/llvm/lib/Target/X86/AsmParser/ |
H A D | X86AsmParser.cpp | 1673 X86Operand &OrigOp = static_cast<X86Operand &>(*OrigOperands[i + 1]); VerifyAndAdjustOperands() local
|
/llvm-project/llvm/lib/Transforms/Scalar/ |
H A D | NewGVN.cpp | 2776 auto *OrigOp = &*Op; makePossiblePHIOfOps() local
|
/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstructionCombining.cpp | 4440 auto *OrigOp = OrigFI.getOperand(0); pushFreezeToPreventPoisonFromPropagating() local
|
/llvm-project/llvm/lib/Target/Hexagon/ |
H A D | HexagonISelLoweringHVX.cpp | 1255 extractHvxSubvectorReg(SDValue OrigOp,SDValue VecV,SDValue IdxV,const SDLoc & dl,MVT ResTy,SelectionDAG & DAG) const extractHvxSubvectorReg() argument
|
/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | CombinerHelper.cpp | 230 Register OrigOp = MI.getOperand(1).getReg(); matchFreezeOfSingleMaybePoisonOperand() local
|
/llvm-project/clang/lib/Sema/ |
H A D | SemaExpr.cpp | 13928 CheckAddressOfOperand(ExprResult & OrigOp,SourceLocation OpLoc) CheckAddressOfOperand() argument [all...] |
/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVISelLowering.cpp | 9039 processVCIXOperands(SDValue & OrigOp,SmallVectorImpl<SDValue> & Operands,SelectionDAG & DAG) processVCIXOperands() argument
|