/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | R600Packetizer.cpp | 81 int OperandIdx = TII->getOperandIdx(BI->getOpcode(), R600::OpName::write); in getPreviousVector() local 131 int OperandIdx = TII->getOperandIdx(MI.getOpcode(), Op); in substitutePV() local
|
H A D | GCNVOPDUtils.cpp | 69 auto getVRegIdx = [&](unsigned OpcodeIdx, unsigned OperandIdx) { in checkVOPDRegConstraints()
|
H A D | R600ISelLowering.cpp | 2085 int OperandIdx[] = { PostISelFolding() local 2138 int OperandIdx[] = { PostISelFolding() local
|
/llvm-project/llvm/include/llvm/Transforms/Utils/ |
H A D | ScalarEvolutionExpander.h | 39 int OperandIdx; member
|
/llvm-project/llvm/lib/Transforms/Utils/ |
H A D | CanonicalizeFreezeInLoops.cpp | 214 unsigned OperandIdx = in run() local
|
/llvm-project/llvm/include/llvm/MC/ |
H A D | MCInstrItineraries.h | 169 unsigned OperandIdx) const { in getOperandCycle()
|
/llvm-project/llvm/lib/DebugInfo/DWARF/ |
H A D | DWARFDebugFrame.cpp | 862 printOperand(raw_ostream & OS,DIDumpOptions DumpOpts,const Instruction & Instr,unsigned OperandIdx,uint64_t Operand,std::optional<uint64_t> & Address) const printOperand() argument [all...] |
/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
H A D | InstrEmitter.cpp | 896 unsigned OperandIdx = 0; EmitDbgInstrRef() local
|
/llvm-project/llvm/lib/Transforms/Scalar/ |
H A D | RewriteStatepointsForGC.cpp | 1223 __anon9491fd171102(int OperandIdx) findBasePointer() argument 1233 __anon9491fd171202(int OperandIdx) findBasePointer() argument
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | MachineFunction.cpp | 1204 unsigned OperandIdx = 0; finalizeDebugInstrRefs() local
|
H A D | CodeGenPrepare.cpp | 7734 canCauseUndefinedBehavior(const Instruction * Use,unsigned OperandIdx) canCauseUndefinedBehavior() argument
|
/llvm-project/llvm/lib/Target/RISCV/ |
H A D | RISCVInstrInfo.cpp | 1886 unsigned OperandIdx = Commuted ? 2 : 1; hasReassociableSibling() local
|
/llvm-project/llvm/lib/Target/AMDGPU/AsmParser/ |
H A D | AMDGPUAsmParser.cpp | 3803 __anon446f916f0302(unsigned, unsigned OperandIdx) validateVOPDRegBankConstraints() argument 7010 unsigned OperandIdx[4]; cvtExp() local [all...] |