Home
last modified time | relevance | path

Searched defs:OffsetIsScalable (Results 1 – 15 of 15) sorted by relevance

/freebsd-src/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64StorePairSuppress.cpp156 bool OffsetIsScalable; runOnMachineFunction() local
H A DAArch64InstrInfo.cpp2701 int64_t &Offset, bool &OffsetIsScalable, LocationSize &Width, in getAddrModeFromMemoryOp() local
2676 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
3470 getMemOperandWithOffsetWidth(const MachineInstr & LdSt,const MachineOperand * & BaseOp,int64_t & Offset,bool & OffsetIsScalable,TypeSize & Width,const TargetRegisterInfo * TRI) const getMemOperandWithOffsetWidth() argument
8403 bool OffsetIsScalable; getOutliningCandidateInfo() local
8936 bool OffsetIsScalable; fixupPostOutline() local
[all...]
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Lanai/
H A DLanaiInstrInfo.cpp796 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetInstrInfo.cpp1366 getMemOperandWithOffset(const MachineInstr & MI,const MachineOperand * & BaseOp,int64_t & Offset,bool & OffsetIsScalable,const TargetRegisterInfo * TRI) const getMemOperandWithOffset() argument
1495 bool OffsetIsScalable; describeLoadedValue() local
H A DMachineSink.cpp1308 bool OffsetIsScalable; SinkingPreventsImplicitNullCheck() local
H A DMachineScheduler.cpp1701 bool OffsetIsScalable; global() member
1910 bool OffsetIsScalable; collectMemOpRecords() local
[all...]
H A DModuloSchedule.cpp924 bool OffsetIsScalable; computeDelta() local
H A DMachinePipeliner.cpp2516 bool OffsetIsScalable; computeDelta() local
/freebsd-src/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIMachineScheduler.cpp1920 bool OffsetIsScalable; schedule() local
H A DSIInstrInfo.cpp363 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DTargetInstrInfo.h1449 getMemOperandsWithOffsetWidth(const MachineInstr & MI,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.cpp2205 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonInstrInfo.cpp3045 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCInstrInfo.cpp2823 getMemOperandsWithOffsetWidth(const MachineInstr & LdSt,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument
/freebsd-src/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InstrInfo.cpp4511 getMemOperandsWithOffsetWidth(const MachineInstr & MemOp,SmallVectorImpl<const MachineOperand * > & BaseOps,int64_t & Offset,bool & OffsetIsScalable,unsigned & Width,const TargetRegisterInfo * TRI) const getMemOperandsWithOffsetWidth() argument