/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPURegisterBankInfo.cpp | 2760 unsigned DstSize = DstTy.getSizeInBits(); applyMappingImpl() local 4091 unsigned DstSize = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI); getInstrMapping() local 4102 unsigned DstSize = getSizeInBits(MI.getOperand(0).getReg(), MRI, *TRI); getInstrMapping() local 4113 unsigned DstSize = DstTy.getSizeInBits(); getInstrMapping() local 4130 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4175 unsigned DstSize = getSizeInBits(Dst, MRI, *TRI); getInstrMapping() local 4187 unsigned DstSize = getSizeInBits(Dst, MRI, *TRI); getInstrMapping() local 4212 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4274 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4614 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4622 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4639 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4646 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4777 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4794 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4802 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4828 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4909 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 4919 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local 5082 unsigned DstSize = MRI.getType(MI.getOperand(0).getReg()).getSizeInBits(); getInstrMapping() local [all...] |
H A D | AMDGPUInstructionSelector.cpp | 500 unsigned DstSize = DstTy.getSizeInBits(); selectG_EXTRACT() local 550 const unsigned DstSize = DstTy.getSizeInBits(); selectG_MERGE_VALUES() local 588 const unsigned DstSize = DstTy.getSizeInBits(); selectG_UNMERGE_VALUES() local 794 unsigned DstSize = MRI->getType(DstReg).getSizeInBits(); selectG_INSERT() local 2225 unsigned DstSize = DstTy.getSizeInBits(); selectG_TRUNC() local 2363 const unsigned DstSize = DstTy.getSizeInBits(); selectG_SZA_EXT() local [all...] |
H A D | SIRegisterInfo.cpp | 3035 unsigned DstSize = getRegSizeInBits(*DstRC); shouldCoalesce() local
|
H A D | AMDGPULegalizerInfo.cpp | 1513 const unsigned DstSize = DstTy.getSizeInBits(); AMDGPULegalizerInfo() local 1576 unsigned DstSize = DstTy.getSizeInBits(); AMDGPULegalizerInfo() local
|
H A D | SIInstrInfo.cpp | 3276 unsigned DstSize = RI.getRegSizeInBits(*DstRC); insertSelect() local 4896 uint32_t DstSize = RI.getRegSizeInBits(*DstRC) / 32; verifyInstruction() local
|
/llvm-project/llvm/lib/Target/PowerPC/GISel/ |
H A D | PPCRegisterBankInfo.cpp | 222 unsigned DstSize = DstTy.getSizeInBits(); getInstrMapping() local
|
/llvm-project/llvm/lib/Target/AArch64/GISel/ |
H A D | AArch64InstructionSelector.cpp | 951 TypeSize DstSize = RBI.getSizeInBits(DstReg, MRI, TRI); getRegClassesForCopy() local 1029 const TypeSize DstSize = TRI.getRegSizeInBits(*DstRC); selectCopy() local 1096 const unsigned DstSize = DstTy.getSizeInBits(); selectFPConvOpc() local 2770 unsigned DstSize = DstTy.getSizeInBits(); select() local 3226 const unsigned DstSize = MRI.getType(DstReg).getSizeInBits(); select() local 3264 unsigned DstSize = DstTy.getSizeInBits(); select() local 5119 unsigned DstSize = DstTy.getSizeInBits(); selectUSMovFromExtend() local 5176 tryAdvSIMDModImm8(Register Dst,unsigned DstSize,APInt Bits,MachineIRBuilder & Builder) tryAdvSIMDModImm8() argument 5198 tryAdvSIMDModImm16(Register Dst,unsigned DstSize,APInt Bits,MachineIRBuilder & Builder,bool Inv) tryAdvSIMDModImm16() argument 5228 tryAdvSIMDModImm32(Register Dst,unsigned DstSize,APInt Bits,MachineIRBuilder & Builder,bool Inv) tryAdvSIMDModImm32() argument 5264 tryAdvSIMDModImm64(Register Dst,unsigned DstSize,APInt Bits,MachineIRBuilder & Builder) tryAdvSIMDModImm64() argument 5286 tryAdvSIMDModImm321s(Register Dst,unsigned DstSize,APInt Bits,MachineIRBuilder & Builder,bool Inv) tryAdvSIMDModImm321s() argument 5316 tryAdvSIMDModImmFP(Register Dst,unsigned DstSize,APInt Bits,MachineIRBuilder & Builder) tryAdvSIMDModImmFP() argument 5532 unsigned DstSize = DstTy.getSizeInBits(); emitConstantVector() local 5627 unsigned DstSize = DstTy.getSizeInBits(); tryOptConstantBuildVec() local 5719 unsigned DstSize = DstTy.getSizeInBits(); selectBuildVector() local [all...] |
H A D | AArch64RegisterBankInfo.cpp | 191 CHECK_VALUEMAP_FPEXT(DstSize,SrcSize) AArch64RegisterBankInfo() argument
|
H A D | AArch64PreLegalizerCombiner.cpp | 53 if (DstSize != 32 && DstSize != 64) in matchFConstantToConstant() local
|
H A D | AArch64PostLegalizerCombiner.cpp | 84 unsigned DstSize = DstTy.getSizeInBits(); in matchExtractVecEltPairwiseAdd() local
|
H A D | AArch64LegalizerInfo.cpp | 579 unsigned DstSize = Query.Types[0].getSizeInBits(); AArch64LegalizerInfo() local
|
/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
H A D | InlineAsmLowering.cpp | 194 unsigned DstSize = TRI->getRegSizeInBits(Dst, *MRI); in buildAnyextOrCopy() local
|
H A D | CallLowering.cpp | 612 const unsigned DstSize = DstTy.getSizeInBits(); buildCopyToRegs() local
|
H A D | Utils.cpp | 954 const unsigned DstSize = DstTy.getScalarSizeInBits(); ConstantFoldCastOp() local
|
H A D | LegalizerHelper.cpp | 1840 const int DstSize = DstTy.getSizeInBits(); widenScalarMergeValues() local 1990 unsigned DstSize = DstTy.getSizeInBits(); widenScalarUnmergeValues() local 7392 const unsigned DstSize = DstTy.getSizeInBits(); lowerUnmergeValues() local 7601 unsigned DstSize = DstTy.getSizeInBits(); lowerExtract() local [all...] |
/llvm-project/bolt/lib/Passes/ |
H A D | TailDuplication.cpp | 385 uint64_t DstAddr, uint64_t DstSize, in cacheScore()
|
/llvm-project/llvm/lib/CodeGen/ |
H A D | MachineVerifier.cpp | 1359 unsigned DstSize = DstTy.getScalarSizeInBits(); verifyPreISelGenericInstruction() local 1529 unsigned DstSize = MRI->getType(MI->getOperand(0).getReg()).getSizeInBits(); verifyPreISelGenericInstruction() local 1551 unsigned DstSize = MRI->getType(MI->getOperand(0).getReg()).getSizeInBits(); verifyPreISelGenericInstruction() local 2189 TypeSize DstSize = TRI->getRegSizeInBits(DstReg, *MRI); visitMachineInstrBefore() local [all...] |
/llvm-project/llvm/lib/Linker/ |
H A D | LinkModules.cpp | 195 uint64_t DstSize = DstDL.getTypeAllocSize(DstGV->getValueType()); in computeResultingSelectionKind() local
|
/llvm-project/clang/lib/CodeGen/ |
H A D | CGCall.cpp | 1175 EnterStructPointerForCoercedAccess(Address SrcPtr,llvm::StructType * SrcSTy,uint64_t DstSize,CodeGenFunction & CGF) EnterStructPointerForCoercedAccess() argument 1234 uint64_t DstSize = DL.getTypeSizeInBits(DestIntTy); CoerceIntOrPtrToIntOrPtr() local 1271 llvm::TypeSize DstSize = CGF.CGM.getDataLayout().getTypeAllocSize(Ty); CreateCoercedLoad() local 1400 llvm::TypeSize DstSize = CGF.CGM.getDataLayout().getTypeAllocSize(DstTy); CreateCoercedStore() local 3282 uint64_t DstSize = PtrElementSize.getFixedValue(); EmitFunctionProlog() local 5399 uint64_t DstSize = DstTypeSize.getFixedValue(); EmitCall() local [all...] |
/llvm-project/llvm/include/llvm/Analysis/ |
H A D | TargetTransformInfoImpl.h | 618 unsigned DstSize = Dst->getScalarSizeInBits(); getCastInstrCost() local 632 TypeSize DstSize = DL.getTypeSizeInBits(Dst); getCastInstrCost() local
|
/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/ |
H A D | LegalizationArtifactCombiner.h | 290 const unsigned DstSize = DstTy.getSizeInBits(); in tryCombineTrunc() local
|
/llvm-project/llvm/lib/Target/X86/GISel/ |
H A D | X86InstructionSelector.cpp | 271 const unsigned DstSize = RBI.getSizeInBits(DstReg, MRI, TRI); selectCopy() local
|
/llvm-project/llvm/lib/Target/AMDGPU/Disassembler/ |
H A D | AMDGPUDisassembler.cpp | 1001 unsigned DstSize = IsGather4 ? 4 : std::max(llvm::popcount(DMask), 1); convertMIMGInst() local
|
/llvm-project/llvm/lib/IR/ |
H A D | Instructions.cpp | 2891 unsigned DstSize = DstTy->getScalarSizeInBits(); isEliminableCastPair() local 2909 unsigned DstSize = DstTy->getScalarSizeInBits(); isEliminableCastPair() local
|
/llvm-project/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineCasts.cpp | 1204 unsigned DstSize = DestTy->getScalarSizeInBits(); visitZExt() local
|