/netbsd-src/sys/arch/sgimips/mace/ |
H A D | pci_mace.c | 382 #define CHIP_W1_SYS_START(v) MACE_PCI_HI_MEMORY macro 385 #define CHIP_W1_SYS_START(v) MACE_PCI_LOW_MEMORY macro 407 #define CHIP_W1_SYS_START(v) MACE_PCI_HI_IO macro 410 #define CHIP_W1_SYS_START(v) MACE_PCI_LOW_IO macro
|
/netbsd-src/sys/arch/evbmips/malta/ |
H A D | malta_bus_mem.c | 60 #define CHIP_W1_SYS_START(v) ((u_long)MALTA_PCIMEM1_BASE) macro 68 #define CHIP_W1_SYS_START(v) ((u_long)MALTA_PCIMEM1_BASE) macro
|
H A D | malta_bus_io.c | 53 #define CHIP_W1_SYS_START(v) ((u_long)MALTA_PCIMEM3_BASE) macro
|
/netbsd-src/sys/arch/cobalt/dev/ |
H A D | gt_io_space.c | 52 #define CHIP_W1_SYS_START(v) 0x10000000UL macro
|
H A D | gt_mem_space.c | 52 #define CHIP_W1_SYS_START(v) 0x12000000UL macro
|
/netbsd-src/sys/arch/mips/adm5120/ |
H A D | adm5120_obio_space.c | 81 #define CHIP_W1_SYS_START(v) 0UL macro
|
H A D | adm5120_pciio_space.c | 51 #define CHIP_W1_SYS_START(v) CHIP_W1_BUS_START(v) macro
|
H A D | adm5120_pcimem_space.c | 51 #define CHIP_W1_SYS_START(v) CHIP_W1_BUS_START(v) macro
|
/netbsd-src/sys/arch/mips/atheros/ |
H A D | arbusle.c | 49 #define CHIP_W1_SYS_START(v) CHIP_W1_BUS_START(v) macro
|
/netbsd-src/sys/arch/mips/alchemy/ |
H A D | au_cpureg_mem.c | 52 #define CHIP_W1_SYS_START(v) 0UL macro
|
/netbsd-src/sys/arch/algor/algor/ |
H A D | algor_p4032_bus_locio.c | 61 #define CHIP_W1_SYS_START(v) 0 macro
|
H A D | algor_p4032_bus_io.c | 65 #define CHIP_W1_SYS_START(v) P4032_PCIIO macro
|
H A D | algor_p5064_bus_io.c | 61 #define CHIP_W1_SYS_START(v) P5064_PCIIO macro
|
H A D | algor_p6032_bus_mem.c | 66 #define CHIP_W1_SYS_START(v) ((u_long)BONITO_PCILO_BASE) macro
|
H A D | algor_p6032_bus_io.c | 61 #define CHIP_W1_SYS_START(v) ((u_long)BONITO_PCIIO_BASE) macro
|
/netbsd-src/sys/arch/evbmips/gdium/ |
H A D | gdium_bus_io.c | 62 #define CHIP_W1_SYS_START(v) ((u_long)BONITO_PCIIO_BASE) macro
|
H A D | gdium_bus_mem.c | 66 #define CHIP_W1_SYS_START(v) ((u_long)BONITO_PCILO_BASE) macro
|
/netbsd-src/sys/arch/evbmips/mipssim/ |
H A D | mipssim_bus_io.c | 53 #define CHIP_W1_SYS_START(v) MIPSSIM_ISA_IO_BASE macro
|
/netbsd-src/sys/arch/mips/sibyte/pci/ |
H A D | sbbrz_bus_mem.c | 54 #define CHIP_W1_SYS_START(v) CHIP_W1_BUS_START(v) macro
|
H A D | sbbrz_bus_io.c | 54 #define CHIP_W1_SYS_START(v) (A_PHYS_LDTPCI_IO_MATCH_BYTES + CHIP_W1_BUS_START(v)) macro
|
/netbsd-src/sys/arch/mips/rmi/ |
H A D | rmixl_pci_mem_space.c | 60 #define CHIP_W1_SYS_START(v) CHIP_W1_BUS_START(v) macro
|
H A D | rmixl_obio_eb_space.c | 59 #define CHIP_W1_SYS_START(v) (((struct rmixl_config *)(v))->rc_io_pbase) macro
|
H A D | rmixl_pci_ecfg_space.c | 62 #define CHIP_W1_SYS_START(v) CHIP_W1_BUS_START(v) macro
|
H A D | rmixl_iobus_space.c | 66 #define CHIP_W1_SYS_START(v) (((struct rmixl_config *)(v))->rc_flash_pbase) macro
|
H A D | rmixl_pci_cfg_space.c | 62 #define CHIP_W1_SYS_START(v) CHIP_W1_BUS_START(v) macro
|