Searched defs:And1 (Results 1 – 10 of 10) sorted by relevance
| /llvm-project/llvm/lib/CodeGen/ |
| H A D | ExpandLargeFpConvert.cpp | 544 Value *And1 = expandIToFP() local
|
| /llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonLoopIdiomRecognition.cpp | 1622 Instruction *And1 = dyn_cast<Instruction>(I->getOperand(1)); in setupPreSimplifier() local
1754 Instruction *And1 = dyn_cast<Instruction>(Xor->getOperand(1)); in setupPostSimplifier() local
|
| /llvm-project/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineSimplifyDemanded.cpp | 624 Instruction *And1 = BinaryOperator::CreateAnd(I->getOperand(0), One); SimplifyDemandedUseBits() local
|
| H A D | InstCombineCasts.cpp | 999 Value *And1 = Builder.CreateAnd(Lshr, ConstantInt::get(X->getType(), 1)); transformZExtICmp() local
|
| H A D | InstCombineCompares.cpp | 5299 Value *And1 = Builder.CreateAnd(BO0->getOperand(0), Mask); foldICmpBinOp() local
|
| /llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 896 SDValue And0 = N->getOperand(0), And1 = N->getOperand(1); performORCombine() local
|
| /llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 3533 SDValue And1 = N->getOperand(1); tryBitfieldInsertOpFromOr() local
|
| /llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 7206 Register And1; lowerFCopySign() local
|
| /llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 2789 SDValue And1 = TLO.DAG.getNode(ISD::AND, dl, VT, Op.getOperand(0), One); SimplifyDemandedBits() local
|
| H A D | DAGCombiner.cpp | 6779 SDValue And0 = And->getOperand(0), And1 = And->getOperand(1); combineShiftAnd1ToBitTest() local
[all...] |