ba178e5c | 07-Jun-2022 |
Jerry Yu <jerry.h.yu@arm.com> |
Add twice non-blocksize align test
If non-blocksize data is submited twice, the first commit will be abondaned. This commit is to fix that
Change-Id: Ida8f08ff226ab894d84ff62f5806b5989d6d9e3a Signe
Add twice non-blocksize align test
If non-blocksize data is submited twice, the first commit will be abondaned. This commit is to fix that
Change-Id: Ida8f08ff226ab894d84ff62f5806b5989d6d9e3a Signed-off-by: Jerry Yu <jerry.h.yu@arm.com>
show more ...
|
18cd4e5c | 26-Jul-2021 |
Tom Cosgrove <tom.cosgrove@arm.com> |
Fix lane handling on aarch64 systems with SM3 hardware crypto support
This fixes .unused_lanes to be initialised to (e.g.) 0xF3210 instead of the current 0xF0123.
Without this, sm3_mb_rand_update_t
Fix lane handling on aarch64 systems with SM3 hardware crypto support
This fixes .unused_lanes to be initialised to (e.g.) 0xF3210 instead of the current 0xF0123.
Without this, sm3_mb_rand_update_test and sm3_mb_vs_ossl_perf spin in infinite loops calling sm3_ctx_mgr_submit().
Change-Id: I878228481408d4d5c34724ff1170e10670a4c48c Signed-off-by: Tom Cosgrove <tom.cosgrove@arm.com>
show more ...
|