Revision tags: v2.25.0 |
|
#
fea2d86a |
| 22-May-2024 |
Marcel Cornu <marcel.d.cornu@intel.com> |
add API to get library version and version test app
Signed-off-by: Marcel Cornu <marcel.d.cornu@intel.com>
|
#
5e4dc74c |
| 02-Apr-2024 |
Pablo de Lara <pablo.de.lara.guarch@intel.com> |
lib: add self tests API
Add common isal_self_tests() function that runs all the self tests available.
This function is called at the start of every single NIST-approved crypto function.
Signed-off
lib: add self tests API
Add common isal_self_tests() function that runs all the self tests available.
This function is called at the start of every single NIST-approved crypto function.
Signed-off-by: Pablo de Lara <pablo.de.lara.guarch@intel.com>
show more ...
|
#
66a48ecd |
| 09-Apr-2024 |
Tomasz Kantecki <tomasz.kantecki@intel.com> |
aes-gcm: reuse intel-ipsec-mb avx512 vaes implementation
Signed-off-by: Tomasz Kantecki <tomasz.kantecki@intel.com>
|
#
dff5fd77 |
| 09-Jun-2022 |
Greg Tucker <greg.b.tucker@intel.com> |
build: Keep noarch target always use base functions
Change-Id: Ifa5631b0c5081829d91d726429ddcacac3adcea9 Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
|
#
2118044b |
| 25-Mar-2022 |
Daniel Hu <Daniel.Hu@arm.com> |
Fix the build issue for CPU other than x86/aarch64
AES acceleration is not implemented for other CPU, like ppc64, etc AES related function can't compile on these platforms
Change-Id: I082b2b9323deb
Fix the build issue for CPU other than x86/aarch64
AES acceleration is not implemented for other CPU, like ppc64, etc AES related function can't compile on these platforms
Change-Id: I082b2b9323debc7f5691dd3494991bbfec0e54e8 Signed-off-by: Daniel Hu <Daniel.Hu@arm.com>
show more ...
|
#
54b8d5ce |
| 11-Jun-2021 |
Daniel Hu <Daniel.Hu@arm.com> |
XTS AES implementation for aarch64
This patch implements XTS AES 128/256 using the cpu feature ASIMD and Crypto Extension
Change-Id: I8fcb80a5b698bd42097c1ec76168f925c287389f Signed-off-by: Daniel
XTS AES implementation for aarch64
This patch implements XTS AES 128/256 using the cpu feature ASIMD and Crypto Extension
Change-Id: I8fcb80a5b698bd42097c1ec76168f925c287389f Signed-off-by: Daniel Hu <Daniel.Hu@arm.com>
show more ...
|
Revision tags: v2.24.0 |
|
#
d7dccff4 |
| 30-Oct-2020 |
Jerry Yu <jerry.h.yu@arm.com> |
aes: Implement aes-gcm128/256 with crypto extension
Change-Id: Ib460f9d3f45a18db095f4b496ae11f1cb31ba185 Signed-off-by: Jerry Yu <jerry.h.yu@arm.com>
|
Revision tags: v2.23.0 |
|
#
096215ac |
| 22-Sep-2020 |
Greg Tucker <greg.b.tucker@intel.com> |
build: Add auto regenerate of nmake file
This addition should make it easier to keep the nmake file synchronized with other builds.
Change-Id: Ie2b48f6b78950cd48f2b80c1806e4f4e45e4de7c Signed-off-b
build: Add auto regenerate of nmake file
This addition should make it easier to keep the nmake file synchronized with other builds.
Change-Id: Ie2b48f6b78950cd48f2b80c1806e4f4e45e4de7c Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
show more ...
|
#
f073af04 |
| 24-Apr-2020 |
Jerry Yu <jerry.h.yu@arm.com> |
build:fix noarch build fail issue
"make -f Makefile.unx test arch=noarch" report "function not found" error. Fix it with NOARCH macro and remove AES from noarch build list
Change-Id: Ifbd69dfe3b25f
build:fix noarch build fail issue
"make -f Makefile.unx test arch=noarch" report "function not found" error. Fix it with NOARCH macro and remove AES from noarch build list
Change-Id: Ifbd69dfe3b25f56d5929347181c15012b20333b8 Signed-off-by: Jerry Yu <jerry.h.yu@arm.com>
show more ...
|
Revision tags: v2.22.0 |
|
#
dc44e3c3 |
| 25-Jul-2019 |
Jerry Yu <jerry.h.yu@arm.com> |
build: add base aliases files
- Revert sha1_mb to base aliases functions for multi-arch - Disable aes support due to no base aliases available
Change-Id: I89fd0a76b98fb5014818637944fb73608e4c4246 S
build: add base aliases files
- Revert sha1_mb to base aliases functions for multi-arch - Disable aes support due to no base aliases available
Change-Id: I89fd0a76b98fb5014818637944fb73608e4c4246 Signed-off-by: Jerry Yu <jerry.h.yu@arm.com>
show more ...
|
#
449703d9 |
| 12-Apr-2019 |
Chunyang Hui <chunyang.hui@intel.com> |
sm3_mb: Add base function support for sm3
Change-Id: Ica4f6d7be4453daa73df2a4d15e9dca7cc0f603a Signed-off-by: Chunyang Hui <chunyang.hui@intel.com>
|
#
ffd20d8c |
| 13-Feb-2019 |
Jerry Yu <jerry.h.yu@arm.com> |
build: Add multi-arch support
The patch is to add multi-arch support and it is verified on aarch64 platform . - build pass for arm64(host is aarch64) - remove multibinary support for aarch64 - add m
build: Add multi-arch support
The patch is to add multi-arch support and it is verified on aarch64 platform . - build pass for arm64(host is aarch64) - remove multibinary support for aarch64 - add multi arch support - verified below make commands - ./autogen.sh && ./configure && make && make check \ && make perf - make -f Makefile.unx check perf
Change-Id: Ic3cd3d2b554e2ea472896ced2c01c95e16fb6efc Signed-off-by: Jerry Yu <jerry.h.yu@arm.com>
show more ...
|
Revision tags: v2.21.0, v2.20.0, v2.19.0 |
|
#
cc0c2aef |
| 31-May-2017 |
Greg Tucker <greg.b.tucker@intel.com> |
Format only patch from iindent and remove_whitespace
Change-Id: I114bfcfa8750c7ba3a50ad2be9dd9e87cb7a1042 Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
|
#
53dc9fa0 |
| 02-Jun-2017 |
Greg Tucker <greg.b.tucker@intel.com> |
Add new unit rolling_hash fingerprinting
Fingerprint functions based on rolling hash. Checks hash in a sliding window looking for natural boundaries. Useful for variable length chunking in dedup.
S
Add new unit rolling_hash fingerprinting
Fingerprint functions based on rolling hash. Checks hash in a sliding window looking for natural boundaries. Useful for variable length chunking in dedup.
Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
show more ...
|
Revision tags: v2.18.0 |
|
#
7dc32ad5 |
| 10-Feb-2017 |
Xiaodong Liu <xiaodong.liu@intel.com> |
mh_sha256: add new unit mh_sha256 into ISA-L
Signed-off-by: Xiaodong Liu <xiaodong.liu@intel.com>
|
#
7dcee0f8 |
| 01-Jun-2016 |
Greg Tucker <greg.b.tucker@intel.com> |
Add AES unit with XTS, GCM and CBC
Block ciphers for a few AES standards.
Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
|
#
81cebc19 |
| 01-Jun-2016 |
Greg Tucker <greg.b.tucker@intel.com> |
Add multi-hash + murmur unit
Stitched function does multi-hash and murmur calculations simultaneously.
Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
|
#
1b4d6043 |
| 01-Jun-2016 |
Greg Tucker <greg.b.tucker@intel.com> |
Add multi-hash unit
Multi-hash is a new hash with the performance of multi-buffer SHA1 but the convenience of a single-buffer interface.
Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
|
#
6df3ef80 |
| 04-May-2016 |
Greg Tucker <greg.b.tucker@intel.com> |
Add multi-buffer hashing
Signed-off-by: Greg Tucker <greg.b.tucker@intel.com>
|