1 /* $OpenBSD: if_txpreg.h,v 1.34 2001/11/05 17:25:58 art Exp $ */ 2 3 /* 4 * Copyright (c) 2001 Aaron Campbell <aaron@monkey.org>. 5 * All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions 9 * are met: 10 * 1. Redistributions of source code must retain the above copyright 11 * notice, this list of conditions and the following disclaimer. 12 * 2. Redistributions in binary form must reproduce the above copyright 13 * notice, this list of conditions and the following disclaimer in the 14 * documentation and/or other materials provided with the distribution. 15 * 3. All advertising materials mentioning features or use of this software 16 * must display the following acknowledgement: 17 * This product includes software developed by Aaron Campbell. 18 * 4. The name of the author may not be used to endorse or promote products 19 * derived from this software without specific prior written permission. 20 * 21 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR 22 * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES 23 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 24 * IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT, 25 * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 26 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR 27 * SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 28 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, 29 * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING 30 * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 31 * THE POSSIBILITY OF SUCH DAMAGE. 32 */ 33 34 #define TXP_PCI_LOMEM 0x14 /* pci conf, memory map BAR */ 35 #define TXP_PCI_LOIO 0x10 /* pci conf, IO map BAR */ 36 37 /* 38 * Typhoon registers. 39 */ 40 #define TXP_SRR 0x00 /* soft reset register */ 41 #define TXP_ISR 0x04 /* interrupt status register */ 42 #define TXP_IER 0x08 /* interrupt enable register */ 43 #define TXP_IMR 0x0c /* interrupt mask register */ 44 #define TXP_SIR 0x10 /* self interrupt register */ 45 #define TXP_H2A_7 0x14 /* host->arm comm 7 */ 46 #define TXP_H2A_6 0x18 /* host->arm comm 6 */ 47 #define TXP_H2A_5 0x1c /* host->arm comm 5 */ 48 #define TXP_H2A_4 0x20 /* host->arm comm 4 */ 49 #define TXP_H2A_3 0x24 /* host->arm comm 3 */ 50 #define TXP_H2A_2 0x28 /* host->arm comm 2 */ 51 #define TXP_H2A_1 0x2c /* host->arm comm 1 */ 52 #define TXP_H2A_0 0x30 /* host->arm comm 0 */ 53 #define TXP_A2H_3 0x34 /* arm->host comm 3 */ 54 #define TXP_A2H_2 0x38 /* arm->host comm 2 */ 55 #define TXP_A2H_1 0x3c /* arm->host comm 1 */ 56 #define TXP_A2H_0 0x40 /* arm->host comm 0 */ 57 58 /* 59 * interrupt bits (IMR, ISR, IER) 60 */ 61 #define TXP_INT_RESERVED 0xffff0000 62 #define TXP_INT_A2H_7 0x00008000 /* arm->host comm 7 */ 63 #define TXP_INT_A2H_6 0x00004000 /* arm->host comm 6 */ 64 #define TXP_INT_A2H_5 0x00002000 /* arm->host comm 5 */ 65 #define TXP_INT_A2H_4 0x00001000 /* arm->host comm 4 */ 66 #define TXP_INT_SELF 0x00000800 /* self interrupt */ 67 #define TXP_INT_PCI_TABORT 0x00000400 /* pci target abort */ 68 #define TXP_INT_PCI_MABORT 0x00000200 /* pci master abort */ 69 #define TXP_INT_DMA3 0x00000100 /* dma3 done */ 70 #define TXP_INT_DMA2 0x00000080 /* dma2 done */ 71 #define TXP_INT_DMA1 0x00000040 /* dma1 done */ 72 #define TXP_INT_DMA0 0x00000020 /* dma0 done */ 73 #define TXP_INT_A2H_3 0x00000010 /* arm->host comm 3 */ 74 #define TXP_INT_A2H_2 0x00000008 /* arm->host comm 2 */ 75 #define TXP_INT_A2H_1 0x00000004 /* arm->host comm 1 */ 76 #define TXP_INT_A2H_0 0x00000002 /* arm->host comm 0 */ 77 #define TXP_INT_LATCH 0x00000001 /* interrupt latch */ 78 79 /* 80 * soft reset register (SRR) 81 */ 82 #define TXP_SRR_ALL 0x0000007f /* full reset */ 83 84 /* 85 * Typhoon boot commands. 86 */ 87 #define TXP_BOOTCMD_NULL 0x00 88 #define TXP_BOOTCMD_DOWNLOAD_COMPLETE 0xfb 89 #define TXP_BOOTCMD_SEGMENT_AVAILABLE 0xfc 90 #define TXP_BOOTCMD_RUNTIME_IMAGE 0xfd 91 #define TXP_BOOTCMD_REGISTER_BOOT_RECORD 0xff 92 93 /* 94 * Typhoon runtime commands. 95 */ 96 #define TXP_CMD_GLOBAL_RESET 0x00 97 #define TXP_CMD_TX_ENABLE 0x01 98 #define TXP_CMD_TX_DISABLE 0x02 99 #define TXP_CMD_RX_ENABLE 0x03 100 #define TXP_CMD_RX_DISABLE 0x04 101 #define TXP_CMD_RX_FILTER_WRITE 0x05 102 #define TXP_CMD_RX_FILTER_READ 0x06 103 #define TXP_CMD_READ_STATISTICS 0x07 104 #define TXP_CMD_CYCLE_STATISTICS 0x08 105 #define TXP_CMD_CLEAR_STATISTICS 0x09 106 #define TXP_CMD_MEMORY_READ 0x0a 107 #define TXP_CMD_MEMORY_WRITE_SINGLE 0x0b 108 #define TXP_CMD_VARIABLE_SECTION_READ 0x0c 109 #define TXP_CMD_VARIABLE_SECTION_WRITE 0x0d 110 #define TXP_CMD_STATIC_SECTION_READ 0x0e 111 #define TXP_CMD_STATIC_SECTION_WRITE 0x0f 112 #define TXP_CMD_IMAGE_SECTION_PROGRAM 0x10 113 #define TXP_CMD_NVRAM_PAGE_READ 0x11 114 #define TXP_CMD_NVRAM_PAGE_WRITE 0x12 115 #define TXP_CMD_XCVR_SELECT 0x13 116 #define TXP_CMD_TEST_MUX 0x14 117 #define TXP_CMD_PHYLOOPBACK_ENABLE 0x15 118 #define TXP_CMD_PHYLOOPBACK_DISABLE 0x16 119 #define TXP_CMD_MAC_CONTROL_READ 0x17 120 #define TXP_CMD_MAC_CONTROL_WRITE 0x18 121 #define TXP_CMD_MAX_PKT_SIZE_READ 0x19 122 #define TXP_CMD_MAX_PKT_SIZE_WRITE 0x1a 123 #define TXP_CMD_MEDIA_STATUS_READ 0x1b 124 #define TXP_CMD_MEDIA_STATUS_WRITE 0x1c 125 #define TXP_CMD_NETWORK_DIAGS_READ 0x1d 126 #define TXP_CMD_NETWORK_DIAGS_WRITE 0x1e 127 #define TXP_CMD_PHY_MGMT_READ 0x1f 128 #define TXP_CMD_PHY_MGMT_WRITE 0x20 129 #define TXP_CMD_VARIABLE_PARAMETER_READ 0x21 130 #define TXP_CMD_VARIABLE_PARAMETER_WRITE 0x22 131 #define TXP_CMD_GOTO_SLEEP 0x23 132 #define TXP_CMD_FIREWALL_CONTROL 0x24 133 #define TXP_CMD_MCAST_HASH_MASK_WRITE 0x25 134 #define TXP_CMD_STATION_ADDRESS_WRITE 0x26 135 #define TXP_CMD_STATION_ADDRESS_READ 0x27 136 #define TXP_CMD_STATION_MASK_WRITE 0x28 137 #define TXP_CMD_STATION_MASK_READ 0x29 138 #define TXP_CMD_VLAN_ETHER_TYPE_READ 0x2a 139 #define TXP_CMD_VLAN_ETHER_TYPE_WRITE 0x2b 140 #define TXP_CMD_VLAN_MASK_READ 0x2c 141 #define TXP_CMD_VLAN_MASK_WRITE 0x2d 142 #define TXP_CMD_BCAST_THROTTLE_WRITE 0x2e 143 #define TXP_CMD_BCAST_THROTTLE_READ 0x2f 144 #define TXP_CMD_DHCP_PREVENT_WRITE 0x30 145 #define TXP_CMD_DHCP_PREVENT_READ 0x31 146 #define TXP_CMD_RECV_BUFFER_CONTROL 0x32 147 #define TXP_CMD_SOFTWARE_RESET 0x33 148 #define TXP_CMD_CREATE_SA 0x34 149 #define TXP_CMD_DELETE_SA 0x35 150 #define TXP_CMD_ENABLE_RX_IP_OPTION 0x36 151 #define TXP_CMD_RANDOM_NUMBER_CONTROL 0x37 152 #define TXP_CMD_RANDOM_NUMBER_READ 0x38 153 #define TXP_CMD_MATRIX_TABLE_MODE_WRITE 0x39 154 #define TXP_CMD_MATRIX_DETAIL_READ 0x3a 155 #define TXP_CMD_FILTER_ARRAY_READ 0x3b 156 #define TXP_CMD_FILTER_DETAIL_READ 0x3c 157 #define TXP_CMD_FILTER_TABLE_MODE_WRITE 0x3d 158 #define TXP_CMD_FILTER_TCL_WRITE 0x3e 159 #define TXP_CMD_FILTER_TBL_READ 0x3f 160 #define TXP_CMD_VERSIONS_READ 0x43 161 #define TXP_CMD_FILTER_DEFINE 0x45 162 #define TXP_CMD_ADD_WAKEUP_PKT 0x46 163 #define TXP_CMD_ADD_SLEEP_PKT 0x47 164 #define TXP_CMD_ENABLE_SLEEP_EVENTS 0x48 165 #define TXP_CMD_ENABLE_WAKEUP_EVENTS 0x49 166 #define TXP_CMD_GET_IP_ADDRESS 0x4a 167 #define TXP_CMD_READ_PCI_REG 0x4c 168 #define TXP_CMD_WRITE_PCI_REG 0x4d 169 #define TXP_CMD_OFFLOAD_READ 0x4e 170 #define TXP_CMD_OFFLOAD_WRITE 0x4f 171 #define TXP_CMD_HELLO_RESPONSE 0x57 172 #define TXP_CMD_ENABLE_RX_FILTER 0x58 173 #define TXP_CMD_RX_FILTER_CAPABILITY 0x59 174 #define TXP_CMD_HALT 0x5d 175 #define TXP_CMD_READ_IPSEC_INFO 0x54 176 #define TXP_CMD_GET_IPSEC_ENABLE 0x67 177 #define TXP_CMD_INVALID 0xffff 178 179 #define TXP_FRAGMENT 0x0000 180 #define TXP_TXFRAME 0x0001 181 #define TXP_COMMAND 0x0002 182 #define TXP_OPTION 0x0003 183 #define TXP_RECEIVE 0x0004 184 #define TXP_RESPONSE 0x0005 185 186 #define TXP_TYPE_IPSEC 0x0000 187 #define TXP_TYPE_TCPSEGMENT 0x0001 188 189 #define TXP_PFLAG_NOCRC 0x0000 190 #define TXP_PFLAG_IPCKSUM 0x0001 191 #define TXP_PFLAG_TCPCKSUM 0x0002 192 #define TXP_PFLAG_TCPSEGMENT 0x0004 193 #define TXP_PFLAG_INSERTVLAN 0x0008 194 #define TXP_PFLAG_IPSEC 0x0010 195 #define TXP_PFLAG_PRIORITY 0x0020 196 #define TXP_PFLAG_UDPCKSUM 0x0040 197 #define TXP_PFLAG_PADFRAME 0x0080 198 199 #define TXP_MISC_FIRSTDESC 0x0000 200 #define TXP_MISC_LASTDESC 0x0001 201 202 #define TXP_ERR_INTERNAL 0x0000 203 #define TXP_ERR_FIFOUNDERRUN 0x0001 204 #define TXP_ERR_BADSSD 0x0002 205 #define TXP_ERR_RUNT 0x0003 206 #define TXP_ERR_CRC 0x0004 207 #define TXP_ERR_OVERSIZE 0x0005 208 #define TXP_ERR_ALIGNMENT 0x0006 209 #define TXP_ERR_DRIBBLEBIT 0x0007 210 211 #define TXP_PROTO_UNKNOWN 0x0000 212 #define TXP_PROTO_IP 0x0001 213 #define TXP_PROTO_IPX 0x0002 214 #define TXP_PROTO_RESERVED 0x0003 215 216 #define TXP_STAT_PROTO 0x0001 217 #define TXP_STAT_VLAN 0x0002 218 #define TXP_STAT_IPFRAGMENT 0x0004 219 #define TXP_STAT_IPSEC 0x0008 220 #define TXP_STAT_IPCKSUMBAD 0x0010 221 #define TXP_STAT_TCPCKSUMBAD 0x0020 222 #define TXP_STAT_UDPCKSUMBAD 0x0040 223 #define TXP_STAT_IPCKSUMGOOD 0x0080 224 #define TXP_STAT_TCPCKSUMGOOD 0x0100 225 #define TXP_STAT_UDPCKSUMGOOD 0x0200 226 227 struct txp_tx_desc { 228 volatile u_int8_t tx_flags; /* type/descriptor flags */ 229 volatile u_int8_t tx_numdesc; /* number of descriptors */ 230 volatile u_int16_t tx_totlen; /* total packet length */ 231 volatile u_int32_t tx_addrlo; /* virt addr low word */ 232 volatile u_int32_t tx_addrhi; /* virt addr high word */ 233 volatile u_int32_t tx_pflags; /* processing flags */ 234 }; 235 #define TX_FLAGS_TYPE_M 0x07 /* type mask */ 236 #define TX_FLAGS_TYPE_FRAG 0x00 /* type: fragment */ 237 #define TX_FLAGS_TYPE_DATA 0x01 /* type: data frame */ 238 #define TX_FLAGS_TYPE_CMD 0x02 /* type: command frame */ 239 #define TX_FLAGS_TYPE_OPT 0x03 /* type: options */ 240 #define TX_FLAGS_TYPE_RX 0x04 /* type: command */ 241 #define TX_FLAGS_TYPE_RESP 0x05 /* type: response */ 242 #define TX_FLAGS_RESP 0x40 /* response requested */ 243 #define TX_FLAGS_VALID 0x80 /* valid descriptor */ 244 245 #define TX_PFLAGS_DNAC 0x00000001 /* do not add crc */ 246 #define TX_PFLAGS_IPCKSUM 0x00000002 /* ip checksum */ 247 #define TX_PFLAGS_TCPCKSUM 0x00000004 /* tcp checksum */ 248 #define TX_PFLAGS_TCPSEG 0x00000008 /* tcp segmentation */ 249 #define TX_PFLAGS_VLAN 0x00000010 /* insert vlan */ 250 #define TX_PFLAGS_IPSEC 0x00000020 /* perform ipsec */ 251 #define TX_PFLAGS_PRIO 0x00000040 /* priority field valid */ 252 #define TX_PFLAGS_UDPCKSUM 0x00000080 /* udp checksum */ 253 #define TX_PFLAGS_PADFRAME 0x00000100 /* pad frame */ 254 #define TX_PFLAGS_VLANTAG_M 0x0ffff000 /* vlan tag mask */ 255 #define TX_PFLAGS_VLANPRI_M 0x00700000 /* vlan priority mask */ 256 #define TX_PFLAGS_VLANTAG_S 12 /* amount to shift tag */ 257 258 struct txp_rx_desc { 259 volatile u_int8_t rx_flags; /* type/descriptor flags */ 260 volatile u_int8_t rx_numdesc; /* number of descriptors */ 261 volatile u_int16_t rx_len; /* frame length */ 262 volatile u_int32_t rx_vaddrlo; /* virtual address, lo word */ 263 volatile u_int32_t rx_vaddrhi; /* virtual address, hi word */ 264 volatile u_int32_t rx_stat; /* status */ 265 volatile u_int16_t rx_filter; /* filter status */ 266 volatile u_int16_t rx_hash; /* hash status */ 267 volatile u_int32_t rx_vlan; /* vlan tag/priority */ 268 }; 269 270 /* txp_rx_desc.rx_flags */ 271 #define RX_FLAGS_TYPE_M 0x07 /* type mask */ 272 #define RX_FLAGS_TYPE_FRAG 0x00 /* type: fragment */ 273 #define RX_FLAGS_TYPE_DATA 0x01 /* type: data frame */ 274 #define RX_FLAGS_TYPE_CMD 0x02 /* type: command frame */ 275 #define RX_FLAGS_TYPE_OPT 0x03 /* type: options */ 276 #define RX_FLAGS_TYPE_RX 0x04 /* type: command */ 277 #define RX_FLAGS_TYPE_RESP 0x05 /* type: response */ 278 #define RX_FLAGS_RCV_TYPE_M 0x18 /* rcvtype mask */ 279 #define RX_FLAGS_RCV_TYPE_RX 0x00 /* rcvtype: receive */ 280 #define RX_FLAGS_RCV_TYPE_RSP 0x08 /* rcvtype: response */ 281 #define RX_FLAGS_ERROR 0x40 /* error in packet */ 282 283 /* txp_rx_desc.rx_stat (if rx_flags & RX_FLAGS_ERROR bit set) */ 284 #define RX_ERROR_ADAPTER 0x00000000 /* adapter internal error */ 285 #define RX_ERROR_FIFO 0x00000001 /* fifo underrun */ 286 #define RX_ERROR_BADSSD 0x00000002 /* bad ssd */ 287 #define RX_ERROR_RUNT 0x00000003 /* runt packet */ 288 #define RX_ERROR_CRC 0x00000004 /* bad crc */ 289 #define RX_ERROR_OVERSIZE 0x00000005 /* oversized packet */ 290 #define RX_ERROR_ALIGN 0x00000006 /* alignment error */ 291 #define RX_ERROR_DRIBBLE 0x00000007 /* dribble bit */ 292 293 /* txp_rx_desc.rx_stat (if rx_flags & RX_FLAGS_ERROR not bit set) */ 294 #define RX_STAT_PROTO_M 0x00000003 /* protocol mask */ 295 #define RX_STAT_PROTO_UK 0x00000000 /* unknown protocol */ 296 #define RX_STAT_PROTO_IPX 0x00000001 /* IPX */ 297 #define RX_STAT_PROTO_IP 0x00000002 /* IP */ 298 #define RX_STAT_PROTO_RSV 0x00000003 /* reserved */ 299 #define RX_STAT_VLAN 0x00000004 /* vlan tag (in rxd) */ 300 #define RX_STAT_IPFRAG 0x00000008 /* fragment, ipsec not done */ 301 #define RX_STAT_IPSEC 0x00000010 /* ipsec decoded packet */ 302 #define RX_STAT_IPCKSUMBAD 0x00000020 /* ip checksum failed */ 303 #define RX_STAT_UDPCKSUMBAD 0x00000040 /* udp checksum failed */ 304 #define RX_STAT_TCPCKSUMBAD 0x00000080 /* tcp checksum failed */ 305 #define RX_STAT_IPCKSUMGOOD 0x00000100 /* ip checksum succeeded */ 306 #define RX_STAT_UDPCKSUMGOOD 0x00000200 /* udp checksum succeeded */ 307 #define RX_STAT_TCPCKSUMGOOD 0x00000400 /* tcp checksum succeeded */ 308 309 310 struct txp_rxbuf_desc { 311 volatile u_int32_t rb_paddrlo; 312 volatile u_int32_t rb_paddrhi; 313 volatile u_int32_t rb_vaddrlo; 314 volatile u_int32_t rb_vaddrhi; 315 }; 316 317 /* Extension descriptor */ 318 struct txp_ext_desc { 319 volatile u_int32_t ext_1; 320 volatile u_int32_t ext_2; 321 volatile u_int32_t ext_3; 322 volatile u_int32_t ext_4; 323 }; 324 325 struct txp_cmd_desc { 326 volatile u_int8_t cmd_flags; 327 volatile u_int8_t cmd_numdesc; 328 volatile u_int16_t cmd_id; 329 volatile u_int16_t cmd_seq; 330 volatile u_int16_t cmd_par1; 331 volatile u_int32_t cmd_par2; 332 volatile u_int32_t cmd_par3; 333 }; 334 #define CMD_FLAGS_TYPE_M 0x07 /* type mask */ 335 #define CMD_FLAGS_TYPE_FRAG 0x00 /* type: fragment */ 336 #define CMD_FLAGS_TYPE_DATA 0x01 /* type: data frame */ 337 #define CMD_FLAGS_TYPE_CMD 0x02 /* type: command frame */ 338 #define CMD_FLAGS_TYPE_OPT 0x03 /* type: options */ 339 #define CMD_FLAGS_TYPE_RX 0x04 /* type: command */ 340 #define CMD_FLAGS_TYPE_RESP 0x05 /* type: response */ 341 #define CMD_FLAGS_RESP 0x40 /* response requested */ 342 #define CMD_FLAGS_VALID 0x80 /* valid descriptor */ 343 344 struct txp_rsp_desc { 345 volatile u_int8_t rsp_flags; 346 volatile u_int8_t rsp_numdesc; 347 volatile u_int16_t rsp_id; 348 volatile u_int16_t rsp_seq; 349 volatile u_int16_t rsp_par1; 350 volatile u_int32_t rsp_par2; 351 volatile u_int32_t rsp_par3; 352 }; 353 #define RSP_FLAGS_TYPE_M 0x07 /* type mask */ 354 #define RSP_FLAGS_TYPE_FRAG 0x00 /* type: fragment */ 355 #define RSP_FLAGS_TYPE_DATA 0x01 /* type: data frame */ 356 #define RSP_FLAGS_TYPE_CMD 0x02 /* type: command frame */ 357 #define RSP_FLAGS_TYPE_OPT 0x03 /* type: options */ 358 #define RSP_FLAGS_TYPE_RX 0x04 /* type: command */ 359 #define RSP_FLAGS_TYPE_RESP 0x05 /* type: response */ 360 #define RSP_FLAGS_ERROR 0x40 /* response error */ 361 362 struct txp_frag_desc { 363 volatile u_int8_t frag_flags; /* type/descriptor flags */ 364 volatile u_int8_t frag_rsvd1; 365 volatile u_int16_t frag_len; /* bytes in this fragment */ 366 volatile u_int32_t frag_addrlo; /* phys addr low word */ 367 volatile u_int32_t frag_addrhi; /* phys addr high word */ 368 volatile u_int32_t frag_rsvd2; 369 }; 370 #define FRAG_FLAGS_TYPE_M 0x07 /* type mask */ 371 #define FRAG_FLAGS_TYPE_FRAG 0x00 /* type: fragment */ 372 #define FRAG_FLAGS_TYPE_DATA 0x01 /* type: data frame */ 373 #define FRAG_FLAGS_TYPE_CMD 0x02 /* type: command frame */ 374 #define FRAG_FLAGS_TYPE_OPT 0x03 /* type: options */ 375 #define FRAG_FLAGS_TYPE_RX 0x04 /* type: command */ 376 #define FRAG_FLAGS_TYPE_RESP 0x05 /* type: response */ 377 #define FRAG_FLAGS_VALID 0x80 /* valid descriptor */ 378 379 struct txp_opt_desc { 380 u_int8_t opt_desctype:3, 381 opt_rsvd:1, 382 opt_type:4; 383 384 u_int8_t opt_num; 385 u_int16_t opt_dep1; 386 u_int32_t opt_dep2; 387 u_int32_t opt_dep3; 388 u_int32_t opt_dep4; 389 }; 390 391 struct txp_ipsec_desc { 392 u_int8_t ipsec_desctpe:3, 393 ipsec_rsvd:1, 394 ipsec_type:4; 395 396 u_int8_t ipsec_num; 397 u_int16_t ipsec_flags; 398 u_int16_t ipsec_ah1; 399 u_int16_t ipsec_esp1; 400 u_int16_t ipsec_ah2; 401 u_int16_t ipsec_esp2; 402 u_int32_t ipsec_rsvd1; 403 }; 404 405 struct txp_tcpseg_desc { 406 u_int8_t tcpseg_desctype:3, 407 tcpseg_rsvd:1, 408 tcpseg_type:4; 409 410 u_int8_t tcpseg_num; 411 412 u_int16_t tcpseg_mss:12, 413 tcpseg_misc:4; 414 415 u_int32_t tcpseg_respaddr; 416 u_int32_t tcpseg_txbytes; 417 u_int32_t tcpseg_lss; 418 }; 419 420 /* 421 * Transceiver types 422 */ 423 #define TXP_XCVR_10_HDX 0 424 #define TXP_XCVR_10_FDX 1 425 #define TXP_XCVR_100_HDX 2 426 #define TXP_XCVR_100_FDX 3 427 #define TXP_XCVR_AUTO 4 428 429 #define TXP_MEDIA_CRC 0x0004 /* crc strip disable */ 430 #define TXP_MEDIA_CD 0x0010 /* collision detection */ 431 #define TXP_MEDIA_CS 0x0020 /* carrier sense */ 432 #define TXP_MEDIA_POL 0x0400 /* polarity reversed */ 433 #define TXP_MEDIA_NOLINK 0x0800 /* 0 = link, 1 = no link */ 434 435 /* 436 * receive filter bits (par1 to TXP_CMD_RX_FILTER_{READ|WRITE} 437 */ 438 #define TXP_RXFILT_DIRECT 0x0001 /* directed packets */ 439 #define TXP_RXFILT_ALLMULTI 0x0002 /* all multicast packets */ 440 #define TXP_RXFILT_BROADCAST 0x0004 /* broadcast packets */ 441 #define TXP_RXFILT_PROMISC 0x0008 /* promiscuous mode */ 442 #define TXP_RXFILT_HASHMULTI 0x0010 /* use multicast filter */ 443 444 /* multicast polynomial */ 445 #define TXP_POLYNOMIAL 0x04c11db7 446 447 /* 448 * boot record (pointers to rings) 449 */ 450 struct txp_boot_record { 451 volatile u_int32_t br_hostvar_lo; /* host ring pointer */ 452 volatile u_int32_t br_hostvar_hi; 453 volatile u_int32_t br_txlopri_lo; /* tx low pri ring */ 454 volatile u_int32_t br_txlopri_hi; 455 volatile u_int32_t br_txlopri_siz; 456 volatile u_int32_t br_txhipri_lo; /* tx high pri ring */ 457 volatile u_int32_t br_txhipri_hi; 458 volatile u_int32_t br_txhipri_siz; 459 volatile u_int32_t br_rxlopri_lo; /* rx low pri ring */ 460 volatile u_int32_t br_rxlopri_hi; 461 volatile u_int32_t br_rxlopri_siz; 462 volatile u_int32_t br_rxbuf_lo; /* rx buffer ring */ 463 volatile u_int32_t br_rxbuf_hi; 464 volatile u_int32_t br_rxbuf_siz; 465 volatile u_int32_t br_cmd_lo; /* command ring */ 466 volatile u_int32_t br_cmd_hi; 467 volatile u_int32_t br_cmd_siz; 468 volatile u_int32_t br_resp_lo; /* response ring */ 469 volatile u_int32_t br_resp_hi; 470 volatile u_int32_t br_resp_siz; 471 volatile u_int32_t br_zero_lo; /* zero word */ 472 volatile u_int32_t br_zero_hi; 473 volatile u_int32_t br_rxhipri_lo; /* rx high pri ring */ 474 volatile u_int32_t br_rxhipri_hi; 475 volatile u_int32_t br_rxhipri_siz; 476 }; 477 478 /* 479 * hostvar structure (shared with typhoon) 480 */ 481 struct txp_hostvar { 482 volatile u_int32_t hv_rx_hi_read_idx; /* host->arm */ 483 volatile u_int32_t hv_rx_lo_read_idx; /* host->arm */ 484 volatile u_int32_t hv_rx_buf_write_idx; /* host->arm */ 485 volatile u_int32_t hv_resp_read_idx; /* host->arm */ 486 volatile u_int32_t hv_tx_lo_desc_read_idx; /* arm->host */ 487 volatile u_int32_t hv_tx_hi_desc_read_idx; /* arm->host */ 488 volatile u_int32_t hv_rx_lo_write_idx; /* arm->host */ 489 volatile u_int32_t hv_rx_buf_read_idx; /* arm->host */ 490 volatile u_int32_t hv_cmd_read_idx; /* arm->host */ 491 volatile u_int32_t hv_resp_write_idx; /* arm->host */ 492 volatile u_int32_t hv_rx_hi_write_idx; /* arm->host */ 493 }; 494 495 /* 496 * TYPHOON status register state (in TXP_A2H_0) 497 */ 498 #define STAT_ROM_CODE 0x00000001 499 #define STAT_ROM_EEPROM_LOAD 0x00000002 500 #define STAT_WAITING_FOR_BOOT 0x00000007 501 #define STAT_RUNNING 0x00000009 502 #define STAT_WAITING_FOR_HOST_REQUEST 0x0000000d 503 #define STAT_WAITING_FOR_SEGMENT 0x00000010 504 #define STAT_SLEEPING 0x00000011 505 #define STAT_HALTED 0x00000014 506 507 #define TX_ENTRIES 256 508 #define RX_ENTRIES 128 509 #define RXBUF_ENTRIES 256 510 #define CMD_ENTRIES 32 511 #define RSP_ENTRIES 32 512 513 #define OFFLOAD_TCPCKSUM 0x00000002 /* tcp checksum */ 514 #define OFFLOAD_UDPCKSUM 0x00000004 /* udp checksum */ 515 #define OFFLOAD_IPCKSUM 0x00000008 /* ip checksum */ 516 #define OFFLOAD_IPSEC 0x00000010 /* ipsec enable */ 517 #define OFFLOAD_BCAST 0x00000020 /* broadcast throttle */ 518 #define OFFLOAD_DHCP 0x00000040 /* dhcp prevention */ 519 #define OFFLOAD_VLAN 0x00000080 /* vlan enable */ 520 #define OFFLOAD_FILTER 0x00000100 /* filter enable */ 521 #define OFFLOAD_TCPSEG 0x00000200 /* tcp segmentation */ 522 #define OFFLOAD_MASK 0xfffffffe /* mask off low bit */ 523 524 /* 525 * Macros for converting array indices to offsets within the descriptor 526 * arrays. The chip operates on offsets, but it's much easier for us 527 * to operate on indices. Assumes descriptor entries are 16 bytes. 528 */ 529 #define TXP_IDX2OFFSET(idx) ((idx) << 4) 530 #define TXP_OFFSET2IDX(off) ((off) >> 4) 531 532 struct txp_dma_alloc { 533 u_int64_t dma_paddr; 534 caddr_t dma_vaddr; 535 bus_dmamap_t dma_map; 536 bus_dma_segment_t dma_seg; 537 int dma_nseg; 538 }; 539 540 struct txp_cmd_ring { 541 struct txp_cmd_desc *base; 542 u_int32_t lastwrite; 543 u_int32_t size; 544 }; 545 546 struct txp_rsp_ring { 547 struct txp_rsp_desc *base; 548 u_int32_t lastwrite; 549 u_int32_t size; 550 }; 551 552 struct txp_tx_ring { 553 struct txp_tx_desc *r_desc; /* base address of descs */ 554 u_int32_t r_reg; /* register to activate */ 555 u_int32_t r_prod; /* producer */ 556 u_int32_t r_cons; /* consumer */ 557 u_int32_t r_cnt; /* # descs in use */ 558 volatile u_int32_t *r_off; /* hostvar index pointer */ 559 }; 560 561 struct txp_swdesc { 562 struct mbuf * sd_mbuf; 563 bus_dmamap_t sd_map; 564 }; 565 566 struct txp_rx_ring { 567 struct txp_rx_desc *r_desc; /* base address of descs */ 568 volatile u_int32_t *r_roff; /* hv read offset ptr */ 569 volatile u_int32_t *r_woff; /* hv write offset ptr */ 570 }; 571 572 struct txp_softc { 573 struct device sc_dev; /* base device */ 574 struct arpcom sc_arpcom; /* ethernet common */ 575 struct txp_hostvar *sc_hostvar; 576 struct txp_boot_record *sc_boot; 577 bus_space_handle_t sc_bh; /* bus handle (regs) */ 578 bus_space_tag_t sc_bt; /* bus tag (regs) */ 579 bus_dma_tag_t sc_dmat; /* dma tag */ 580 struct txp_cmd_ring sc_cmdring; 581 struct txp_rsp_ring sc_rspring; 582 struct txp_swdesc sc_txd[TX_ENTRIES]; 583 void * sc_ih; 584 struct timeout sc_tick; 585 struct ifmedia sc_ifmedia; 586 struct txp_tx_ring sc_txhir, sc_txlor; 587 struct txp_rxbuf_desc *sc_rxbufs; 588 struct txp_rx_ring sc_rxhir, sc_rxlor; 589 u_int16_t sc_xcvr; 590 u_int16_t sc_seq; 591 struct txp_dma_alloc sc_boot_dma, sc_host_dma, sc_zero_dma; 592 struct txp_dma_alloc sc_rxhiring_dma, sc_rxloring_dma; 593 struct txp_dma_alloc sc_txhiring_dma, sc_txloring_dma; 594 struct txp_dma_alloc sc_cmdring_dma, sc_rspring_dma; 595 struct txp_dma_alloc sc_rxbufring_dma; 596 int sc_cold; 597 u_int32_t sc_rx_capability, sc_tx_capability; 598 }; 599 600 #define TXP_DEVNAME(sc) ((sc)->sc_cold ? "" : (sc)->sc_dev.dv_xname) 601 602 struct txp_fw_file_header { 603 u_int8_t magicid[8]; /* TYPHOON\0 */ 604 u_int32_t version; 605 u_int32_t nsections; 606 u_int32_t addr; 607 }; 608 609 struct txp_fw_section_header { 610 u_int32_t nbytes; 611 u_int16_t cksum; 612 u_int16_t reserved; 613 u_int32_t addr; 614 }; 615 616 #define TXP_MAX_SEGLEN 0xffff 617 #define TXP_MAX_PKTLEN 0x0800 618 619 #define WRITE_REG(sc,reg,val) \ 620 bus_space_write_4((sc)->sc_bt, (sc)->sc_bh, reg, val) 621 #define READ_REG(sc,reg) \ 622 bus_space_read_4((sc)->sc_bt, (sc)->sc_bh, reg) 623 624