1 /* $NetBSD: if_bgevar.h,v 1.1 2009/04/23 10:47:44 msaitoh Exp $ */ 2 /* 3 * Copyright (c) 2001 Wind River Systems 4 * Copyright (c) 1997, 1998, 1999, 2001 5 * Bill Paul <wpaul@windriver.com>. All rights reserved. 6 * 7 * Redistribution and use in source and binary forms, with or without 8 * modification, are permitted provided that the following conditions 9 * are met: 10 * 1. Redistributions of source code must retain the above copyright 11 * notice, this list of conditions and the following disclaimer. 12 * 2. Redistributions in binary form must reproduce the above copyright 13 * notice, this list of conditions and the following disclaimer in the 14 * documentation and/or other materials provided with the distribution. 15 * 3. All advertising materials mentioning features or use of this software 16 * must display the following acknowledgement: 17 * This product includes software developed by Bill Paul. 18 * 4. Neither the name of the author nor the names of any co-contributors 19 * may be used to endorse or promote products derived from this software 20 * without specific prior written permission. 21 * 22 * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS'' AND 23 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 24 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 25 * ARE DISCLAIMED. IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD 26 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR 27 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF 28 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 29 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN 30 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 31 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF 32 * THE POSSIBILITY OF SUCH DAMAGE. 33 * 34 * $FreeBSD: if_bgereg.h,v 1.1.2.7 2002/11/02 18:17:55 mp Exp $ 35 */ 36 37 /* 38 * BCM570x memory map. The internal memory layout varies somewhat 39 * depending on whether or not we have external SSRAM attached. 40 * The BCM5700 can have up to 16MB of external memory. The BCM5701 41 * is apparently not designed to use external SSRAM. The mappings 42 * up to the first 4 send rings are the same for both internal and 43 * external memory configurations. Note that mini RX ring space is 44 * only available with external SSRAM configurations, which means 45 * the mini RX ring is not supported on the BCM5701. 46 * 47 * The NIC's memory can be accessed by the host in one of 3 ways: 48 * 49 * 1) Indirect register access. The MEMWIN_BASEADDR and MEMWIN_DATA 50 * registers in PCI config space can be used to read any 32-bit 51 * address within the NIC's memory. 52 * 53 * 2) Memory window access. The MEMWIN_BASEADDR register in PCI config 54 * space can be used in conjunction with the memory window in the 55 * device register space at offset 0x8000 to read any 32K chunk 56 * of NIC memory. 57 * 58 * 3) Flat mode. If the 'flat mode' bit in the PCI state register is 59 * set, the device I/O mapping consumes 32MB of host address space, 60 * allowing all of the registers and internal NIC memory to be 61 * accessed directly. NIC memory addresses are offset by 0x01000000. 62 * Flat mode consumes so much host address space that it is not 63 * recommended. 64 */ 65 66 #ifndef _DEV_PCI_IF_BGEVAR_H_ 67 #define _DEV_PCI_IF_BGEVAR_H_ 68 69 #include <machine/bus.h> 70 #include <net/if_ether.h> 71 #include <dev/pci/pcivar.h> 72 73 static __inline void 74 bge_set_hostaddr(volatile bge_hostaddr *x, bus_addr_t y) 75 { 76 x->bge_addr_lo = y & 0xffffffff; 77 if (sizeof (bus_addr_t) == 8) 78 x->bge_addr_hi = (u_int64_t)y >> 32; 79 else 80 x->bge_addr_hi = 0; 81 } 82 83 #define RCB_WRITE_4(sc, rcb, offset, val) \ 84 bus_space_write_4(sc->bge_btag, sc->bge_bhandle, \ 85 rcb + offsetof(struct bge_rcb, offset), val) 86 87 /* 88 * Other utility macros. 89 */ 90 #define BGE_INC(x, y) (x) = (x + 1) % y 91 92 /* 93 * Register access macros. The Tigon always uses memory mapped register 94 * accesses and all registers must be accessed with 32 bit operations. 95 */ 96 97 #define CSR_WRITE_4(sc, reg, val) \ 98 bus_space_write_4(sc->bge_btag, sc->bge_bhandle, reg, val) 99 100 #define CSR_READ_4(sc, reg) \ 101 bus_space_read_4(sc->bge_btag, sc->bge_bhandle, reg) 102 103 #define BGE_SETBIT(sc, reg, x) \ 104 CSR_WRITE_4(sc, reg, (CSR_READ_4(sc, reg) | x)) 105 #define BGE_CLRBIT(sc, reg, x) \ 106 CSR_WRITE_4(sc, reg, (CSR_READ_4(sc, reg) & ~x)) 107 108 #define PCI_SETBIT(pc, tag, reg, x) \ 109 pci_conf_write(pc, tag, reg, (pci_conf_read(pc, tag, reg) | x)) 110 #define PCI_CLRBIT(pc, tag, reg, x) \ 111 pci_conf_write(pc, tag, reg, (pci_conf_read(pc, tag, reg) & ~x)) 112 113 /* 114 * Memory management stuff. Note: the SSLOTS, MSLOTS and JSLOTS 115 * values are tuneable. They control the actual amount of buffers 116 * allocated for the standard, mini and jumbo receive rings. 117 */ 118 119 #define BGE_SSLOTS 256 120 #define BGE_MSLOTS 256 121 #define BGE_JSLOTS 384 122 #define BGE_RSLOTS 256 123 124 #define BGE_JRAWLEN (BGE_JUMBO_FRAMELEN + ETHER_ALIGN) 125 #define BGE_JLEN (BGE_JRAWLEN + (sizeof(u_int64_t) - \ 126 (BGE_JRAWLEN % sizeof(u_int64_t)))) 127 #define BGE_JPAGESZ PAGE_SIZE 128 #define BGE_RESID (BGE_JPAGESZ - (BGE_JLEN * BGE_JSLOTS) % BGE_JPAGESZ) 129 #define BGE_JMEM ((BGE_JLEN * BGE_JSLOTS) + BGE_RESID) 130 131 /* 132 * Ring structures. Most of these reside in host memory and we tell 133 * the NIC where they are via the ring control blocks. The exceptions 134 * are the tx and command rings, which live in NIC memory and which 135 * we access via the shared memory window. 136 */ 137 struct bge_ring_data { 138 struct bge_rx_bd bge_rx_std_ring[BGE_STD_RX_RING_CNT]; 139 struct bge_rx_bd bge_rx_jumbo_ring[BGE_JUMBO_RX_RING_CNT]; 140 struct bge_rx_bd bge_rx_return_ring[BGE_RETURN_RING_CNT]; 141 struct bge_tx_bd bge_tx_ring[BGE_TX_RING_CNT]; 142 struct bge_status_block bge_status_block; 143 struct bge_tx_desc *bge_tx_ring_nic;/* pointer to shared mem */ 144 struct bge_cmd_desc *bge_cmd_ring; /* pointer to shared mem */ 145 struct bge_gib bge_info; 146 }; 147 148 #define BGE_RING_DMA_ADDR(sc, offset) \ 149 ((sc)->bge_ring_map->dm_segs[0].ds_addr + \ 150 offsetof(struct bge_ring_data, offset)) 151 152 /* 153 * Number of DMA segments in a TxCB. Note that this is carefully 154 * chosen to make the total struct size an even power of two. It's 155 * critical that no TxCB be split across a page boundary since 156 * no attempt is made to allocate physically contiguous memory. 157 * 158 */ 159 #if 0 /* pre-TSO values */ 160 #define BGE_TXDMA_MAX ETHER_MAX_LEN_JUMBO 161 #ifdef _LP64 162 #define BGE_NTXSEG 30 163 #else 164 #define BGE_NTXSEG 31 165 #endif 166 #else /* TSO values */ 167 #define BGE_TXDMA_MAX (round_page(IP_MAXPACKET)) /* for TSO */ 168 #ifdef _LP64 169 #define BGE_NTXSEG 120 /* XXX just a guess */ 170 #else 171 #define BGE_NTXSEG 124 /* XXX just a guess */ 172 #endif 173 #endif /* TSO values */ 174 175 176 /* 177 * Mbuf pointers. We need these to keep track of the virtual addresses 178 * of our mbuf chains since we can only convert from physical to virtual, 179 * not the other way around. 180 */ 181 struct bge_chain_data { 182 struct mbuf *bge_tx_chain[BGE_TX_RING_CNT]; 183 struct mbuf *bge_rx_std_chain[BGE_STD_RX_RING_CNT]; 184 struct mbuf *bge_rx_jumbo_chain[BGE_JUMBO_RX_RING_CNT]; 185 struct mbuf *bge_rx_mini_chain[BGE_MINI_RX_RING_CNT]; 186 bus_dmamap_t bge_rx_std_map[BGE_STD_RX_RING_CNT]; 187 bus_dmamap_t bge_rx_jumbo_map; 188 /* Stick the jumbo mem management stuff here too. */ 189 void * bge_jslots[BGE_JSLOTS]; 190 void * bge_jumbo_buf; 191 }; 192 193 #define BGE_JUMBO_DMA_ADDR(sc, m) \ 194 ((sc)->bge_cdata.bge_rx_jumbo_map->dm_segs[0].ds_addr + \ 195 (mtod((m), char *) - (char *)(sc)->bge_cdata.bge_jumbo_buf)) 196 197 struct bge_type { 198 u_int16_t bge_vid; 199 u_int16_t bge_did; 200 char *bge_name; 201 }; 202 203 #define BGE_TIMEOUT 1000 204 #define BGE_TXCONS_UNSET 0xFFFF /* impossible value */ 205 206 struct bge_jpool_entry { 207 int slot; 208 SLIST_ENTRY(bge_jpool_entry) jpool_entries; 209 }; 210 211 struct bge_bcom_hack { 212 int reg; 213 int val; 214 }; 215 216 struct txdmamap_pool_entry { 217 bus_dmamap_t dmamap; 218 SLIST_ENTRY(txdmamap_pool_entry) link; 219 }; 220 221 struct bge_softc { 222 device_t bge_dev; 223 struct ethercom ethercom; /* interface info */ 224 bus_space_handle_t bge_bhandle; 225 bus_space_tag_t bge_btag; 226 void *bge_intrhand; 227 pci_chipset_tag_t sc_pc; 228 pcitag_t sc_pcitag; 229 230 struct mii_data bge_mii; 231 struct ifmedia bge_ifmedia; /* media info */ 232 u_int8_t bge_extram; /* has external SSRAM */ 233 u_int32_t bge_return_ring_cnt; 234 u_int32_t bge_tx_prodidx; 235 bus_dma_tag_t bge_dmatag; 236 u_int32_t bge_chipid; 237 u_int32_t bge_local_ctrl_reg; 238 struct bge_ring_data *bge_rdata; /* rings */ 239 struct bge_chain_data bge_cdata; /* mbufs */ 240 bus_dmamap_t bge_ring_map; 241 u_int16_t bge_tx_saved_considx; 242 u_int16_t bge_rx_saved_considx; 243 u_int16_t bge_ev_saved_considx; 244 u_int16_t bge_std; /* current std ring head */ 245 u_int16_t bge_jumbo; /* current jumo ring head */ 246 SLIST_HEAD(__bge_jfreehead, bge_jpool_entry) bge_jfree_listhead; 247 SLIST_HEAD(__bge_jinusehead, bge_jpool_entry) bge_jinuse_listhead; 248 u_int32_t bge_stat_ticks; 249 u_int32_t bge_rx_coal_ticks; 250 u_int32_t bge_tx_coal_ticks; 251 u_int32_t bge_rx_max_coal_bds; 252 u_int32_t bge_tx_max_coal_bds; 253 u_int32_t bge_tx_buf_ratio; 254 uint32_t bge_sts; 255 #define BGE_STS_LINK 0x00000001 /* MAC link status */ 256 #define BGE_STS_LINK_EVT 0x00000002 /* pending link event */ 257 #define BGE_STS_AUTOPOLL 0x00000004 /* PHY auto-polling */ 258 #define BGE_STS_BIT(sc, x) ((sc)->bge_sts & (x)) 259 #define BGE_STS_SETBIT(sc, x) ((sc)->bge_sts |= (x)) 260 #define BGE_STS_CLRBIT(sc, x) ((sc)->bge_sts &= ~(x)) 261 int bge_if_flags; 262 uint32_t bge_flags; 263 int bge_flowflags; 264 #ifdef BGE_EVENT_COUNTERS 265 /* 266 * Event counters. 267 */ 268 struct evcnt bge_ev_intr; /* interrupts */ 269 struct evcnt bge_ev_tx_xoff; /* send PAUSE(len>0) packets */ 270 struct evcnt bge_ev_tx_xon; /* send PAUSE(len=0) packets */ 271 struct evcnt bge_ev_rx_xoff; /* receive PAUSE(len>0) packets */ 272 struct evcnt bge_ev_rx_xon; /* receive PAUSE(len=0) packets */ 273 struct evcnt bge_ev_rx_macctl; /* receive MAC control packets */ 274 struct evcnt bge_ev_xoffentered;/* XOFF state entered */ 275 #endif /* BGE_EVENT_COUNTERS */ 276 int bge_txcnt; 277 struct callout bge_timeout; 278 char *bge_vpd_prodname; 279 char *bge_vpd_readonly; 280 int bge_pending_rxintr_change; 281 SLIST_HEAD(, txdmamap_pool_entry) txdma_list; 282 struct txdmamap_pool_entry *txdma[BGE_TX_RING_CNT]; 283 284 #if NRND > 0 285 rndsource_element_t rnd_source; /* random source */ 286 #endif 287 }; 288 289 #endif /* _DEV_PCI_IF_BGEVAR_H_ */ 290