1 /* Opcode table for the ARC. 2 Copyright (C) 1994-2020 Free Software Foundation, Inc. 3 4 Contributed by Claudiu Zissulescu (claziss@synopsys.com) 5 6 This file is part of GAS, the GNU Assembler, GDB, the GNU debugger, and 7 the GNU Binutils. 8 9 GAS/GDB is free software; you can redistribute it and/or modify 10 it under the terms of the GNU General Public License as published by 11 the Free Software Foundation; either version 3, or (at your option) 12 any later version. 13 14 GAS/GDB is distributed in the hope that it will be useful, 15 but WITHOUT ANY WARRANTY; without even the implied warranty of 16 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 17 GNU General Public License for more details. 18 19 You should have received a copy of the GNU General Public License 20 along with GAS or GDB; see the file COPYING3. If not, write to 21 the Free Software Foundation, 51 Franklin Street - Fifth Floor, Boston, 22 MA 02110-1301, USA. */ 23 24 #ifndef OPCODE_ARC_H 25 #define OPCODE_ARC_H 26 27 #ifdef __cplusplus 28 extern "C" { 29 #endif 30 31 #ifndef MAX_INSN_ARGS 32 #define MAX_INSN_ARGS 16 33 #endif 34 35 #ifndef MAX_INSN_FLGS 36 #define MAX_INSN_FLGS 4 37 #endif 38 39 /* Instruction Class. */ 40 typedef enum 41 { 42 ACL, 43 ARITH, 44 AUXREG, 45 BBIT0, 46 BBIT1, 47 BI, 48 BIH, 49 BITOP, 50 BITSTREAM, 51 BMU, 52 BRANCH, 53 BRCC, 54 CONTROL, 55 DIVREM, 56 DMA, 57 DPI, 58 DSP, 59 EI, 60 ENTER, 61 FLOAT, 62 INVALID, 63 JLI, 64 JUMP, 65 KERNEL, 66 LEAVE, 67 LLOCK, 68 LOAD, 69 LOGICAL, 70 LOOP, 71 MEMORY, 72 MISC, 73 MOVE, 74 MPY, 75 NET, 76 PROTOCOL_DECODE, 77 PMU, 78 POP, 79 PUSH, 80 SCOND, 81 SJLI, 82 STORE, 83 SUB, 84 SWITCH, 85 ULTRAIP, 86 XY 87 } insn_class_t; 88 89 /* Instruction Subclass. */ 90 typedef enum 91 { 92 NONE = 0, 93 CVT = (1U << 1), 94 BTSCN = (1U << 2), 95 CD = (1U << 3), 96 CD1 = CD, 97 CD2 = CD, 98 COND = (1U << 4), 99 DIV = (1U << 5), 100 DP = (1U << 6), 101 DPA = (1U << 7), 102 DPX = (1U << 8), 103 FASTMATH = (1U << 23), 104 LL64 = (1U << 9), 105 MPY1E = (1U << 10), 106 MPY6E = (1U << 11), 107 MPY7E = (1U << 12), 108 MPY8E = (1U << 13), 109 MPY9E = (1U << 14), 110 NPS400 = (1U << 15), 111 QUARKSE1 = (1U << 16), 112 QUARKSE2 = (1U << 17), 113 SHFT1 = (1U << 18), 114 SHFT2 = (1U << 19), 115 SWAP = (1U << 20), 116 SP = (1U << 21), 117 SPX = (1U << 22) 118 } insn_subclass_t; 119 120 /* Flags class. */ 121 typedef enum 122 { 123 F_CLASS_NONE = 0, 124 125 /* At most one flag from the set of flags can appear in the 126 instruction. */ 127 F_CLASS_OPTIONAL = (1 << 0), 128 129 /* Exactly one from from the set of flags must appear in the 130 instruction. */ 131 F_CLASS_REQUIRED = (1 << 1), 132 133 /* The conditional code can be extended over the standard variants 134 via .extCondCode pseudo-op. */ 135 F_CLASS_EXTEND = (1 << 2), 136 137 /* Condition code flag. */ 138 F_CLASS_COND = (1 << 3), 139 140 /* Write back mode. */ 141 F_CLASS_WB = (1 << 4), 142 143 /* Data size. */ 144 F_CLASS_ZZ = (1 << 5), 145 146 /* Implicit flag. */ 147 F_CLASS_IMPLICIT = (1 << 6) 148 } flag_class_t; 149 150 /* The opcode table is an array of struct arc_opcode. */ 151 struct arc_opcode 152 { 153 /* The opcode name. */ 154 const char * name; 155 156 /* The opcode itself. Those bits which will be filled in with 157 operands are zeroes. */ 158 unsigned long long opcode; 159 160 /* The opcode mask. This is used by the disassembler. This is a 161 mask containing ones indicating those bits which must match the 162 opcode field, and zeroes indicating those bits which need not 163 match (and are presumably filled in by operands). */ 164 unsigned long long mask; 165 166 /* One bit flags for the opcode. These are primarily used to 167 indicate specific processors and environments support the 168 instructions. The defined values are listed below. */ 169 unsigned cpu; 170 171 /* The instruction class. This is used by gdb. */ 172 insn_class_t insn_class; 173 174 /* The instruction subclass. */ 175 insn_subclass_t subclass; 176 177 /* An array of operand codes. Each code is an index into the 178 operand table. They appear in the order which the operands must 179 appear in assembly code, and are terminated by a zero. */ 180 unsigned char operands[MAX_INSN_ARGS + 1]; 181 182 /* An array of flag codes. Each code is an index into the flag 183 table. They appear in the order which the flags must appear in 184 assembly code, and are terminated by a zero. */ 185 unsigned char flags[MAX_INSN_FLGS + 1]; 186 }; 187 188 /* The table itself is sorted by major opcode number, and is otherwise 189 in the order in which the disassembler should consider 190 instructions. */ 191 extern const struct arc_opcode arc_opcodes[]; 192 193 /* Return length of an instruction represented by OPCODE, in bytes. */ 194 extern int arc_opcode_len (const struct arc_opcode *opcode); 195 196 /* CPU Availability. */ 197 #define ARC_OPCODE_NONE 0x0000 198 #define ARC_OPCODE_ARC600 0x0001 /* ARC 600 specific insns. */ 199 #define ARC_OPCODE_ARC700 0x0002 /* ARC 700 specific insns. */ 200 #define ARC_OPCODE_ARCv2EM 0x0004 /* ARCv2 EM specific insns. */ 201 #define ARC_OPCODE_ARCv2HS 0x0008 /* ARCv2 HS specific insns. */ 202 203 /* CPU combi. */ 204 #define ARC_OPCODE_ARCALL (ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700 \ 205 | ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS) 206 #define ARC_OPCODE_ARCFPX (ARC_OPCODE_ARC700 | ARC_OPCODE_ARCv2EM) 207 #define ARC_OPCODE_ARCV1 (ARC_OPCODE_ARC600 | ARC_OPCODE_ARC700) 208 #define ARC_OPCODE_ARCV2 (ARC_OPCODE_ARCv2EM | ARC_OPCODE_ARCv2HS) 209 #define ARC_OPCODE_ARCMPY6E (ARC_OPCODE_ARC700 | ARC_OPCODE_ARCV2) 210 211 /* The operands table is an array of struct arc_operand. */ 212 struct arc_operand 213 { 214 /* The number of bits in the operand. */ 215 unsigned int bits; 216 217 /* How far the operand is left shifted in the instruction. */ 218 unsigned int shift; 219 220 /* The default relocation type for this operand. */ 221 signed int default_reloc; 222 223 /* One bit syntax flags. */ 224 unsigned int flags; 225 226 /* Insertion function. This is used by the assembler. To insert an 227 operand value into an instruction, check this field. 228 229 If it is NULL, execute 230 i |= (op & ((1 << o->bits) - 1)) << o->shift; 231 (i is the instruction which we are filling in, o is a pointer to 232 this structure, and op is the opcode value; this assumes twos 233 complement arithmetic). 234 235 If this field is not NULL, then simply call it with the 236 instruction and the operand value. It will return the new value 237 of the instruction. If the ERRMSG argument is not NULL, then if 238 the operand value is illegal, *ERRMSG will be set to a warning 239 string (the operand will be inserted in any case). If the 240 operand value is legal, *ERRMSG will be unchanged (most operands 241 can accept any value). */ 242 unsigned long long (*insert) (unsigned long long instruction, 243 long long int op, 244 const char **errmsg); 245 246 /* Extraction function. This is used by the disassembler. To 247 extract this operand type from an instruction, check this field. 248 249 If it is NULL, compute 250 op = ((i) >> o->shift) & ((1 << o->bits) - 1); 251 if ((o->flags & ARC_OPERAND_SIGNED) != 0 252 && (op & (1 << (o->bits - 1))) != 0) 253 op -= 1 << o->bits; 254 (i is the instruction, o is a pointer to this structure, and op 255 is the result; this assumes twos complement arithmetic). 256 257 If this field is not NULL, then simply call it with the 258 instruction value. It will return the value of the operand. If 259 the INVALID argument is not NULL, *INVALID will be set to 260 TRUE if this operand type can not actually be extracted from 261 this operand (i.e., the instruction does not match). If the 262 operand is valid, *INVALID will not be changed. */ 263 long long int (*extract) (unsigned long long instruction, 264 bfd_boolean *invalid); 265 }; 266 267 /* Elements in the table are retrieved by indexing with values from 268 the operands field of the arc_opcodes table. */ 269 extern const struct arc_operand arc_operands[]; 270 extern const unsigned arc_num_operands; 271 extern const unsigned arc_Toperand; 272 extern const unsigned arc_NToperand; 273 274 /* Values defined for the flags field of a struct arc_operand. */ 275 276 /* This operand does not actually exist in the assembler input. This 277 is used to support extended mnemonics, for which two operands fields 278 are identical. The assembler should call the insert function with 279 any op value. The disassembler should call the extract function, 280 ignore the return value, and check the value placed in the invalid 281 argument. */ 282 #define ARC_OPERAND_FAKE 0x0001 283 284 /* This operand names an integer register. */ 285 #define ARC_OPERAND_IR 0x0002 286 287 /* This operand takes signed values. */ 288 #define ARC_OPERAND_SIGNED 0x0004 289 290 /* This operand takes unsigned values. This exists primarily so that 291 a flags value of 0 can be treated as end-of-arguments. */ 292 #define ARC_OPERAND_UNSIGNED 0x0008 293 294 /* This operand takes long immediate values. */ 295 #define ARC_OPERAND_LIMM 0x0010 296 297 /* This operand is identical like the previous one. */ 298 #define ARC_OPERAND_DUPLICATE 0x0020 299 300 /* This operand is PC relative. Used for internal relocs. */ 301 #define ARC_OPERAND_PCREL 0x0040 302 303 /* This operand is truncated. The truncation is done accordingly to 304 operand alignment attribute. */ 305 #define ARC_OPERAND_TRUNCATE 0x0080 306 307 /* This operand is 16bit aligned. */ 308 #define ARC_OPERAND_ALIGNED16 0x0100 309 310 /* This operand is 32bit aligned. */ 311 #define ARC_OPERAND_ALIGNED32 0x0200 312 313 /* This operand can be ignored by matching process if it is not 314 present. */ 315 #define ARC_OPERAND_IGNORE 0x0400 316 317 /* Don't check the range when matching. */ 318 #define ARC_OPERAND_NCHK 0x0800 319 320 /* Mark the braket possition. */ 321 #define ARC_OPERAND_BRAKET 0x1000 322 323 /* Address type operand for NPS400. */ 324 #define ARC_OPERAND_ADDRTYPE 0x2000 325 326 /* Mark the colon position. */ 327 #define ARC_OPERAND_COLON 0x4000 328 329 /* Mask for selecting the type for typecheck purposes. */ 330 #define ARC_OPERAND_TYPECHECK_MASK \ 331 (ARC_OPERAND_IR \ 332 | ARC_OPERAND_LIMM | ARC_OPERAND_SIGNED \ 333 | ARC_OPERAND_UNSIGNED | ARC_OPERAND_BRAKET \ 334 | ARC_OPERAND_ADDRTYPE | ARC_OPERAND_COLON) 335 336 /* Macro to determine if an operand is a fake operand. */ 337 #define ARC_OPERAND_IS_FAKE(op) \ 338 ((operand->flags & ARC_OPERAND_FAKE) \ 339 && !((operand->flags & ARC_OPERAND_BRAKET) \ 340 || (operand->flags & ARC_OPERAND_COLON))) 341 342 /* The flags structure. */ 343 struct arc_flag_operand 344 { 345 /* The flag name. */ 346 const char * name; 347 348 /* The flag code. */ 349 unsigned code; 350 351 /* The number of bits in the operand. */ 352 unsigned int bits; 353 354 /* How far the operand is left shifted in the instruction. */ 355 unsigned int shift; 356 357 /* Available for disassembler. */ 358 unsigned char favail; 359 }; 360 361 /* The flag operands table. */ 362 extern const struct arc_flag_operand arc_flag_operands[]; 363 extern const unsigned arc_num_flag_operands; 364 365 /* The flag's class structure. */ 366 struct arc_flag_class 367 { 368 /* Flag class. */ 369 flag_class_t flag_class; 370 371 /* List of valid flags (codes). */ 372 unsigned flags[256]; 373 }; 374 375 extern const struct arc_flag_class arc_flag_classes[]; 376 377 /* Structure for special cases. */ 378 struct arc_flag_special 379 { 380 /* Name of special case instruction. */ 381 const char *name; 382 383 /* List of flags applicable for special case instruction. */ 384 unsigned flags[32]; 385 }; 386 387 extern const struct arc_flag_special arc_flag_special_cases[]; 388 extern const unsigned arc_num_flag_special; 389 390 /* Relocation equivalence structure. */ 391 struct arc_reloc_equiv_tab 392 { 393 const char * name; /* String to lookup. */ 394 const char * mnemonic; /* Extra matching condition. */ 395 unsigned flags[32]; /* Extra matching condition. */ 396 signed int oldreloc; /* Old relocation. */ 397 signed int newreloc; /* New relocation. */ 398 }; 399 400 extern const struct arc_reloc_equiv_tab arc_reloc_equiv[]; 401 extern const unsigned arc_num_equiv_tab; 402 403 /* Structure for operand operations for pseudo/alias instructions. */ 404 struct arc_operand_operation 405 { 406 /* The index for operand from operand array. */ 407 unsigned operand_idx; 408 409 /* Defines if it needs the operand inserted by the assembler or 410 whether this operand comes from the pseudo instruction's 411 operands. */ 412 unsigned char needs_insert; 413 414 /* Count we have to add to the operand. Use negative number to 415 subtract from the operand. Also use this number to add to 0 if 416 the operand needs to be inserted (i.e. needs_insert == 1). */ 417 int count; 418 419 /* Index of the operand to swap with. To be done AFTER applying 420 inc_count. */ 421 unsigned swap_operand_idx; 422 }; 423 424 /* Structure for pseudo/alias instructions. */ 425 struct arc_pseudo_insn 426 { 427 /* Mnemonic for pseudo/alias insn. */ 428 const char * mnemonic_p; 429 430 /* Mnemonic for real instruction. */ 431 const char * mnemonic_r; 432 433 /* Flag that will have to be added (if any). */ 434 const char * flag_r; 435 436 /* Amount of operands. */ 437 unsigned operand_cnt; 438 439 /* Array of operand operations. */ 440 struct arc_operand_operation operand[6]; 441 }; 442 443 extern const struct arc_pseudo_insn arc_pseudo_insns[]; 444 extern const unsigned arc_num_pseudo_insn; 445 446 /* Structure for AUXILIARY registers. */ 447 struct arc_aux_reg 448 { 449 /* Register address. */ 450 int address; 451 452 /* One bit flags for the opcode. These are primarily used to 453 indicate specific processors and environments support the 454 instructions. */ 455 unsigned cpu; 456 457 /* AUX register subclass. */ 458 insn_subclass_t subclass; 459 460 /* Register name. */ 461 const char * name; 462 463 /* Size of the string. */ 464 size_t length; 465 }; 466 467 extern const struct arc_aux_reg arc_aux_regs[]; 468 extern const unsigned arc_num_aux_regs; 469 470 extern const struct arc_opcode arc_relax_opcodes[]; 471 extern const unsigned arc_num_relax_opcodes; 472 473 /* Macro used for generating one class of NPS instructions. */ 474 #define NPS_CMEM_HIGH_VALUE 0x57f0 475 476 /* Macros to help generating regular pattern instructions. */ 477 #define FIELDA(word) (word & 0x3F) 478 #define FIELDB(word) (((word & 0x07) << 24) | (((word >> 3) & 0x07) << 12)) 479 #define FIELDC(word) ((word & 0x3F) << 6) 480 #define FIELDF (0x01 << 15) 481 #define FIELDQ (0x1F) 482 483 #define INSN3OP(MOP,SOP) (((MOP & 0x1F) << 27) | ((SOP & 0x3F) << 16)) 484 #define INSN2OPX(MOP,SOP1,SOP2) (INSN3OP (MOP,SOP1) | (SOP2 & 0x3F)) 485 #define INSN2OP(MOP,SOP) (INSN2OPX (MOP,0x2F,SOP)) 486 487 #define INSN3OP_ABC(MOP,SOP) (INSN3OP (MOP,SOP)) 488 #define INSN3OP_ALC(MOP,SOP) (INSN3OP (MOP,SOP) | FIELDB (62)) 489 #define INSN3OP_ABL(MOP,SOP) (INSN3OP (MOP,SOP) | FIELDC (62)) 490 #define INSN3OP_ALL(MOP,SOP) (INSN3OP (MOP,SOP) | FIELDB (62) | FIELDC (62)) 491 #define INSN3OP_0BC(MOP,SOP) (INSN3OP (MOP,SOP) | FIELDA (62)) 492 #define INSN3OP_0LC(MOP,SOP) (INSN3OP (MOP,SOP) | FIELDA (62) | FIELDB (62)) 493 #define INSN3OP_0BL(MOP,SOP) (INSN3OP (MOP,SOP) | FIELDA (62) | FIELDC (62)) 494 #define INSN3OP_0LL(MOP,SOP) \ 495 (INSN3OP (MOP,SOP) | FIELDA (62) | FIELDB (62) | FIELDC (62)) 496 #define INSN3OP_ABU(MOP,SOP) (INSN3OP (MOP,SOP) | (0x01 << 22)) 497 #define INSN3OP_ALU(MOP,SOP) (INSN3OP (MOP,SOP) | (0x01 << 22) | FIELDB (62)) 498 #define INSN3OP_0BU(MOP,SOP) (INSN3OP (MOP,SOP) | FIELDA (62) | (0x01 << 22)) 499 #define INSN3OP_0LU(MOP,SOP) \ 500 (INSN3OP (MOP,SOP) | FIELDA (62) | (0x01 << 22) | FIELDB (62)) 501 #define INSN3OP_BBS(MOP,SOP) (INSN3OP (MOP,SOP) | (0x02 << 22)) 502 #define INSN3OP_0LS(MOP,SOP) (INSN3OP (MOP,SOP) | (0x02 << 22) | FIELDB (62)) 503 #define INSN3OP_CBBC(MOP,SOP) (INSN3OP (MOP,SOP) | (0x03 << 22)) 504 #define INSN3OP_CBBL(MOP,SOP) (INSN3OP (MOP,SOP) | (0x03 << 22) | FIELDC (62)) 505 #define INSN3OP_C0LC(MOP,SOP) (INSN3OP (MOP,SOP) | (0x03 << 22) | FIELDB (62)) 506 #define INSN3OP_C0LL(MOP,SOP) \ 507 (INSN3OP (MOP,SOP) | (0x03 << 22) | FIELDC (62) | FIELDB (62)) 508 #define INSN3OP_CBBU(MOP,SOP) (INSN3OP (MOP,SOP) | (0x03 << 22) | (0x01 << 5)) 509 #define INSN3OP_C0LU(MOP,SOP) \ 510 (INSN3OP (MOP,SOP) | (0x03 << 22) | (0x01 << 5) | FIELDB (62)) 511 512 #define MASK_32BIT(VAL) (0xffffffff & (VAL)) 513 514 #define MINSN3OP_ABC (MASK_32BIT (~(FIELDF | FIELDA (63) | FIELDB (63) | FIELDC (63)))) 515 #define MINSN3OP_ALC (MASK_32BIT (~(FIELDF | FIELDA (63) | FIELDC (63)))) 516 #define MINSN3OP_ABL (MASK_32BIT (~(FIELDF | FIELDA (63) | FIELDB (63)))) 517 #define MINSN3OP_ALL (MASK_32BIT (~(FIELDF | FIELDA (63)))) 518 #define MINSN3OP_0BC (MASK_32BIT (~(FIELDF | FIELDB (63) | FIELDC (63)))) 519 #define MINSN3OP_0LC (MASK_32BIT (~(FIELDF | FIELDC (63)))) 520 #define MINSN3OP_0BL (MASK_32BIT (~(FIELDF | FIELDB (63)))) 521 #define MINSN3OP_0LL (MASK_32BIT (~(FIELDF))) 522 #define MINSN3OP_ABU (MASK_32BIT (~(FIELDF | FIELDA (63) | FIELDB (63) | FIELDC (63)))) 523 #define MINSN3OP_ALU (MASK_32BIT (~(FIELDF | FIELDA (63) | FIELDC (63)))) 524 #define MINSN3OP_0BU (MASK_32BIT (~(FIELDF | FIELDB (63) | FIELDC (63)))) 525 #define MINSN3OP_0LU (MASK_32BIT (~(FIELDF | FIELDC (63)))) 526 #define MINSN3OP_BBS (MASK_32BIT (~(FIELDF | FIELDA (63) | FIELDB (63) | FIELDC (63)))) 527 #define MINSN3OP_0LS (MASK_32BIT (~(FIELDF | FIELDA (63) | FIELDC (63)))) 528 #define MINSN3OP_CBBC (MASK_32BIT (~(FIELDF | FIELDQ | FIELDB (63) | FIELDC (63)))) 529 #define MINSN3OP_CBBL (MASK_32BIT (~(FIELDF | FIELDQ | FIELDB (63)))) 530 #define MINSN3OP_C0LC (MASK_32BIT (~(FIELDF | FIELDQ | FIELDC (63)))) 531 #define MINSN3OP_C0LL (MASK_32BIT (~(FIELDF | FIELDQ))) 532 #define MINSN3OP_CBBU (MASK_32BIT (~(FIELDF | FIELDQ | FIELDB (63) | FIELDC (63)))) 533 #define MINSN3OP_C0LU (MASK_32BIT (~(FIELDF | FIELDQ | FIELDC (63)))) 534 535 #define INSN2OP_BC(MOP,SOP) (INSN2OP (MOP,SOP)) 536 #define INSN2OP_BL(MOP,SOP) (INSN2OP (MOP,SOP) | FIELDC (62)) 537 #define INSN2OP_0C(MOP,SOP) (INSN2OP (MOP,SOP) | FIELDB (62)) 538 #define INSN2OP_0L(MOP,SOP) (INSN2OP (MOP,SOP) | FIELDB (62) | FIELDC (62)) 539 #define INSN2OP_BU(MOP,SOP) (INSN2OP (MOP,SOP) | (0x01 << 22)) 540 #define INSN2OP_0U(MOP,SOP) (INSN2OP (MOP,SOP) | (0x01 << 22) | FIELDB (62)) 541 542 #define MINSN2OP_BC (MASK_32BIT ((~(FIELDF | FIELDB (63) | FIELDC (63))))) 543 #define MINSN2OP_BL (MASK_32BIT ((~(FIELDF | FIELDB (63))))) 544 #define MINSN2OP_0C (MASK_32BIT ((~(FIELDF | FIELDC (63))))) 545 #define MINSN2OP_0L (MASK_32BIT ((~(FIELDF)))) 546 #define MINSN2OP_BU (MASK_32BIT ((~(FIELDF | FIELDB (63) | FIELDC (63))))) 547 #define MINSN2OP_0U (MASK_32BIT ((~(FIELDF | FIELDC (63))))) 548 549 /* Various constants used when defining an extension instruction. */ 550 #define ARC_SYNTAX_3OP (1 << 0) 551 #define ARC_SYNTAX_2OP (1 << 1) 552 #define ARC_SYNTAX_1OP (1 << 2) 553 #define ARC_SYNTAX_NOP (1 << 3) 554 #define ARC_SYNTAX_MASK (0x0F) 555 556 #define ARC_OP1_MUST_BE_IMM (1 << 0) 557 #define ARC_OP1_IMM_IMPLIED (1 << 1) 558 559 #define ARC_SUFFIX_NONE (1 << 0) 560 #define ARC_SUFFIX_COND (1 << 1) 561 #define ARC_SUFFIX_FLAG (1 << 2) 562 563 #define ARC_REGISTER_READONLY (1 << 0) 564 #define ARC_REGISTER_WRITEONLY (1 << 1) 565 #define ARC_REGISTER_NOSHORT_CUT (1 << 2) 566 567 /* Constants needed to initialize extension instructions. */ 568 extern const unsigned char flags_none[MAX_INSN_FLGS + 1]; 569 extern const unsigned char flags_f[MAX_INSN_FLGS + 1]; 570 extern const unsigned char flags_cc[MAX_INSN_FLGS + 1]; 571 extern const unsigned char flags_ccf[MAX_INSN_FLGS + 1]; 572 573 extern const unsigned char arg_none[MAX_INSN_ARGS + 1]; 574 extern const unsigned char arg_32bit_rarbrc[MAX_INSN_ARGS + 1]; 575 extern const unsigned char arg_32bit_zarbrc[MAX_INSN_ARGS + 1]; 576 extern const unsigned char arg_32bit_rbrbrc[MAX_INSN_ARGS + 1]; 577 extern const unsigned char arg_32bit_rarbu6[MAX_INSN_ARGS + 1]; 578 extern const unsigned char arg_32bit_zarbu6[MAX_INSN_ARGS + 1]; 579 extern const unsigned char arg_32bit_rbrbu6[MAX_INSN_ARGS + 1]; 580 extern const unsigned char arg_32bit_rbrbs12[MAX_INSN_ARGS + 1]; 581 extern const unsigned char arg_32bit_ralimmrc[MAX_INSN_ARGS + 1]; 582 extern const unsigned char arg_32bit_rarblimm[MAX_INSN_ARGS + 1]; 583 extern const unsigned char arg_32bit_zalimmrc[MAX_INSN_ARGS + 1]; 584 extern const unsigned char arg_32bit_zarblimm[MAX_INSN_ARGS + 1]; 585 586 extern const unsigned char arg_32bit_rbrblimm[MAX_INSN_ARGS + 1]; 587 extern const unsigned char arg_32bit_ralimmu6[MAX_INSN_ARGS + 1]; 588 extern const unsigned char arg_32bit_zalimmu6[MAX_INSN_ARGS + 1]; 589 590 extern const unsigned char arg_32bit_zalimms12[MAX_INSN_ARGS + 1]; 591 extern const unsigned char arg_32bit_ralimmlimm[MAX_INSN_ARGS + 1]; 592 extern const unsigned char arg_32bit_zalimmlimm[MAX_INSN_ARGS + 1]; 593 594 extern const unsigned char arg_32bit_rbrc[MAX_INSN_ARGS + 1]; 595 extern const unsigned char arg_32bit_zarc[MAX_INSN_ARGS + 1]; 596 extern const unsigned char arg_32bit_rbu6[MAX_INSN_ARGS + 1]; 597 extern const unsigned char arg_32bit_zau6[MAX_INSN_ARGS + 1]; 598 extern const unsigned char arg_32bit_rblimm[MAX_INSN_ARGS + 1]; 599 extern const unsigned char arg_32bit_zalimm[MAX_INSN_ARGS + 1]; 600 601 extern const unsigned char arg_32bit_limmrc[MAX_INSN_ARGS + 1]; 602 extern const unsigned char arg_32bit_limmu6[MAX_INSN_ARGS + 1]; 603 extern const unsigned char arg_32bit_limms12[MAX_INSN_ARGS + 1]; 604 extern const unsigned char arg_32bit_limmlimm[MAX_INSN_ARGS + 1]; 605 606 extern const unsigned char arg_32bit_rc[MAX_INSN_ARGS + 1]; 607 extern const unsigned char arg_32bit_u6[MAX_INSN_ARGS + 1]; 608 extern const unsigned char arg_32bit_limm[MAX_INSN_ARGS + 1]; 609 610 /* Address types used in the NPS-400. See page 367 of the NPS-400 CTOP 611 Instruction Set Reference Manual v2.4 for a description of address types. */ 612 613 typedef enum 614 { 615 /* Addresses in memory. */ 616 617 /* Buffer descriptor. */ 618 ARC_NPS400_ADDRTYPE_BD, 619 620 /* Job identifier. */ 621 ARC_NPS400_ADDRTYPE_JID, 622 623 /* Linked Buffer Descriptor. */ 624 ARC_NPS400_ADDRTYPE_LBD, 625 626 /* Multicast Buffer Descriptor. */ 627 ARC_NPS400_ADDRTYPE_MBD, 628 629 /* Summarized Address. */ 630 ARC_NPS400_ADDRTYPE_SD, 631 632 /* SMEM Security Context Local Memory. */ 633 ARC_NPS400_ADDRTYPE_SM, 634 635 /* Extended Address. */ 636 ARC_NPS400_ADDRTYPE_XA, 637 638 /* Extended Summarized Address. */ 639 ARC_NPS400_ADDRTYPE_XD, 640 641 /* CMEM offset addresses. */ 642 643 /* On-demand Counter Descriptor. */ 644 ARC_NPS400_ADDRTYPE_CD, 645 646 /* CMEM Buffer Descriptor. */ 647 ARC_NPS400_ADDRTYPE_CBD, 648 649 /* CMEM Job Identifier. */ 650 ARC_NPS400_ADDRTYPE_CJID, 651 652 /* CMEM Linked Buffer Descriptor. */ 653 ARC_NPS400_ADDRTYPE_CLBD, 654 655 /* CMEM Offset. */ 656 ARC_NPS400_ADDRTYPE_CM, 657 658 /* CMEM Summarized Address. */ 659 ARC_NPS400_ADDRTYPE_CSD, 660 661 /* CMEM Extended Address. */ 662 ARC_NPS400_ADDRTYPE_CXA, 663 664 /* CMEM Extended Summarized Address. */ 665 ARC_NPS400_ADDRTYPE_CXD 666 667 } arc_nps_address_type; 668 669 #define ARC_NUM_ADDRTYPES 16 670 671 #ifdef __cplusplus 672 } 673 #endif 674 675 #endif /* OPCODE_ARC_H */ 676