xref: /openbsd-src/sys/dev/pci/drm/amd/amdgpu/amdgpu_sched.h (revision ad8b1aafbcc34f7eb86e4ebfd874be286017954b)
1fb4d8502Sjsg /*
2fb4d8502Sjsg  * Copyright 2017 Valve Corporation
3fb4d8502Sjsg  *
4fb4d8502Sjsg  * Permission is hereby granted, free of charge, to any person obtaining a
5fb4d8502Sjsg  * copy of this software and associated documentation files (the "Software"),
6fb4d8502Sjsg  * to deal in the Software without restriction, including without limitation
7fb4d8502Sjsg  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8fb4d8502Sjsg  * and/or sell copies of the Software, and to permit persons to whom the
9fb4d8502Sjsg  * Software is furnished to do so, subject to the following conditions:
10fb4d8502Sjsg  *
11fb4d8502Sjsg  * The above copyright notice and this permission notice shall be included in
12fb4d8502Sjsg  * all copies or substantial portions of the Software.
13fb4d8502Sjsg  *
14fb4d8502Sjsg  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15fb4d8502Sjsg  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16fb4d8502Sjsg  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
17fb4d8502Sjsg  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18fb4d8502Sjsg  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19fb4d8502Sjsg  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20fb4d8502Sjsg  * OTHER DEALINGS IN THE SOFTWARE.
21fb4d8502Sjsg  *
22fb4d8502Sjsg  * Authors: Andres Rodriguez <andresx7@gmail.com>
23fb4d8502Sjsg  */
24fb4d8502Sjsg 
25fb4d8502Sjsg #ifndef __AMDGPU_SCHED_H__
26fb4d8502Sjsg #define __AMDGPU_SCHED_H__
27fb4d8502Sjsg 
28c349dbc7Sjsg enum drm_sched_priority;
29c349dbc7Sjsg 
30c349dbc7Sjsg struct drm_device;
31c349dbc7Sjsg struct drm_file;
32fb4d8502Sjsg 
33*ad8b1aafSjsg int amdgpu_to_sched_priority(int amdgpu_priority,
34*ad8b1aafSjsg 			     enum drm_sched_priority *prio);
35fb4d8502Sjsg int amdgpu_sched_ioctl(struct drm_device *dev, void *data,
36fb4d8502Sjsg 		       struct drm_file *filp);
37fb4d8502Sjsg 
38fb4d8502Sjsg #endif // __AMDGPU_SCHED_H__
39