xref: /netbsd-src/sys/arch/sun3/sun3x/enable.h (revision 3e6e9bd41e7ba487295ddb9874fe08472742ab1c)
1*3e6e9bd4Stsutsui /*	$NetBSD: enable.h,v 1.3 2013/09/06 17:43:19 tsutsui Exp $	*/
2c8cc6676Sgwr 
3c8cc6676Sgwr /*-
4c8cc6676Sgwr  * Copyright (c) 1997 The NetBSD Foundation, Inc.
5c8cc6676Sgwr  * All rights reserved.
6c8cc6676Sgwr  *
7c8cc6676Sgwr  * This code is derived from software contributed to The NetBSD Foundation
8c8cc6676Sgwr  * by Jeremy Cooper.
9c8cc6676Sgwr  *
10c8cc6676Sgwr  * Redistribution and use in source and binary forms, with or without
11c8cc6676Sgwr  * modification, are permitted provided that the following conditions
12c8cc6676Sgwr  * are met:
13c8cc6676Sgwr  * 1. Redistributions of source code must retain the above copyright
14c8cc6676Sgwr  *    notice, this list of conditions and the following disclaimer.
15c8cc6676Sgwr  * 2. Redistributions in binary form must reproduce the above copyright
16c8cc6676Sgwr  *    notice, this list of conditions and the following disclaimer in the
17c8cc6676Sgwr  *    documentation and/or other materials provided with the distribution.
18c8cc6676Sgwr  *
19c8cc6676Sgwr  * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
20c8cc6676Sgwr  * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
21c8cc6676Sgwr  * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
22c8cc6676Sgwr  * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
23c8cc6676Sgwr  * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24c8cc6676Sgwr  * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25c8cc6676Sgwr  * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26c8cc6676Sgwr  * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27c8cc6676Sgwr  * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28c8cc6676Sgwr  * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29c8cc6676Sgwr  * POSSIBILITY OF SUCH DAMAGE.
30c8cc6676Sgwr  */
31c8cc6676Sgwr 
32c8cc6676Sgwr /*
33c8cc6676Sgwr  * System Enable Register
34c8cc6676Sgwr  * The Sun3x System Enable Register controls the function of a few
35c8cc6676Sgwr  * on-board devices and general system operation.  It is cleared when
36c8cc6676Sgwr  * the system is reset.
37c8cc6676Sgwr  *
38c8cc6676Sgwr  * 15                                                               0
39c8cc6676Sgwr  *  +---+---+---+---+---+---+---+---+---+---+---+---+---+---.---.---+
40c8cc6676Sgwr  *  |BT |FPP|DMA| 0 |VID|RES|FPA|DIA| 0 |CCH|IOC|LBK|DCH|  UNUSED   |
41c8cc6676Sgwr  *  +---+---+---+---+---+---+---+---+---+---+---+---+---+---.---.---+
42c8cc6676Sgwr  *
43c8cc6676Sgwr  *
44c8cc6676Sgwr  * Bits in the Enable Register defined.
45c8cc6676Sgwr  */
46c8cc6676Sgwr #define	ENA_DBGCACHE	0x0008	/* Debug mode for system cache              */
47c8cc6676Sgwr #define	ENA_LOOPBACK	0x0010	/* VME loopback mode                        */
48c8cc6676Sgwr #define	ENA_IOCACHE	0x0020	/* Enable I/O cache                             */
49c8cc6676Sgwr #define	ENA_CACHE	0x0040	/* Enable system cache                          */
50c8cc6676Sgwr #define	ENA_DIAG	0x0100	/* Diagnostic switch                            */
51c8cc6676Sgwr #define	ENA_FPA		0x0200	/* Enable floating point acc.                   */
52c8cc6676Sgwr #define	ENA_RES		0x0400	/* Video display resolution (0 => hi, 1 => low) */
53c8cc6676Sgwr #define	ENA_VIDEO	0x0800	/* Enable video display                         */
54c8cc6676Sgwr #define	ENA_SDVMA	0x2000	/* Enable system DVMA                           */
55c8cc6676Sgwr #define	ENA_FPP		0x4000	/* Enable floating point coprocessor            */
56c8cc6676Sgwr #define	ENA_NOTBOOT	0x8000	/* Non-boot state (0 => boot, 1 => normal)      */
57c8cc6676Sgwr 
58c8cc6676Sgwr #ifdef	_KERNEL
59c8cc6676Sgwr extern volatile short *enable_reg;
60c8cc6676Sgwr #endif
61c8cc6676Sgwr 
62