xref: /netbsd-src/sys/arch/mips/cavium/dev/octeon_mpivar.h (revision 3f508e4d2337e19ace25bc630c2e13d4428d9e7d)
1*3f508e4dSsimonb /*	$NetBSD: octeon_mpivar.h,v 1.2 2020/05/31 06:27:06 simonb Exp $	*/
2f693c922Shikaru 
3f693c922Shikaru #ifndef _DEV_OCTEON_MPI_H_
4f693c922Shikaru #define _DEV_OCTEON_MPI_H_
5f693c922Shikaru 
6*3f508e4dSsimonb struct octmpi_controller {
7f693c922Shikaru 	void	*sct_cookie;
8f693c922Shikaru 	int	(*sct_configure)(void *, void *, void *);
9f693c922Shikaru 	void	(*sct_read)(void *, u_int, u_int, size_t, uint8_t *);
10f693c922Shikaru 	void	(*sct_write)(void *, u_int, u_int, size_t, uint8_t *);
11f693c922Shikaru 	bus_space_tag_t		sc_bust;	/* Bus space tag */
12f693c922Shikaru 	bus_space_handle_t	sc_bush;	/* Bus space handle */
13f693c922Shikaru };
14f693c922Shikaru 
15*3f508e4dSsimonb struct octmpi_attach_args {
16*3f508e4dSsimonb 	struct octmpi_controller	*octmpi_ctrl;
17f693c922Shikaru };
18f693c922Shikaru 
19f693c922Shikaru #endif /* _DEV_OCTEON_MPI_H__ */
20