1*5971e316Smrgsink: { S[] -> a[] } 2*5971e316Smrgmust_source: { T[] -> a[]; U[] -> a[] } 3*5971e316Smrgschedule_map: { T[] -> [0]; U[] -> [0]; S[] -> [1] } 4