xref: /llvm-project/llvm/test/CodeGen/MIR/AMDGPU/machine-function-info-register-parse-error1.mir (revision 9e9907f1cfa424366fba58d9520f9305b537cec9)
1*9e9907f1SFangrui Song# RUN: not llc -mtriple=amdgcn -run-pass none -o /dev/null %s 2>&1 | FileCheck %s
2bc6d07caSMatt Arsenault---
3bc6d07caSMatt Arsenaultname: noreg_rsrc_reg
4bc6d07caSMatt ArsenaultmachineFunctionInfo:
5bc6d07caSMatt Arsenault  scratchRSrcReg:  '$noreg'
6479145a5SJay Foad# CHECK: :[[@LINE-1]]:{{[0-9]+}}: incorrect register class for field
7bc6d07caSMatt Arsenaultbody:             |
8bc6d07caSMatt Arsenault  bb.0:
9bc6d07caSMatt Arsenault
10bc6d07caSMatt Arsenault    S_ENDPGM
11bc6d07caSMatt Arsenault...
12