| /openbsd-src/gnu/llvm/llvm/lib/Target/M68k/ |
| H A D | M68kCollapseMOVEMPass.cpp | 85 unsigned getMask() const { return Mask; } in getMask() function in __anone3adc0e60111::MOVEMState 189 .addImm(State.getMask()) in Finish() 196 .addImm(State.getMask()); in Finish()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/Support/ |
| H A D | LowLevelTypeImpl.h | 347 static constexpr uint64_t getMask(const BitFieldInfo FieldInfo) { 358 return maskAndShift(Val, getMask(FieldInfo), FieldInfo[1]); 362 return getMask(FieldInfo) & (RawData >> FieldInfo[1]);
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/Utils/ |
| H A D | AMDGPUAsmUtils.h | 47 unsigned getMask() const { return Mask << Shift; } in getMask() function
|
| H A D | AMDGPUBaseInfo.cpp | 1408 UsedOprMask |= Op.getMask(); in isSymbolicCustomOperandEncoding() 1453 auto OprMask = Op.getMask(); in encodeCustomOperand()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | TargetRegisterInfo.cpp | 314 return firstCommonClass(RCI.getMask(), A->getSubClassMask(), this); in getMatchingSuperRegClass() 354 firstCommonClass(IA.getMask(), IB.getMask(), this); in getCommonSuperRegClass()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAGNodes.h | 1540 ArrayRef<int> getMask() const { 2439 const SDValue &getMask() const { 2504 const SDValue &getMask() const { return getOperand(3); } 2534 const SDValue &getMask() const { return getOperand(4); } 2570 const SDValue &getMask() const { return getOperand(4); } 2607 const SDValue &getMask() const { return getOperand(5); } 2635 const SDValue &getMask() const { 2676 const SDValue &getMask() const { return getOperand(3); } 2713 const SDValue &getMask() const { return getOperand(4); } 2757 const SDValue &getMask() const { [all …]
|
| H A D | TargetRegisterInfo.h | 1204 const uint32_t *getMask() const { return Mask; } in getMask() function
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUArgumentUsageInfo.h | 81 unsigned getMask() const { in getMask() function
|
| H A D | AMDGPUIGroupLP.cpp | 176 SchedGroupMask getMask() { return SGMask; } in getMask() function in __anon61a287fa0111::SchedGroup 573 << (int)Match->getMask() << "and ID " << CandSGID in solveExact() 653 << (int)Match->getMask() << "\n"); in solveGreedy() 675 << (int)BestGroup->getMask() << "\n"); in solveGreedy()
|
| H A D | SIMachineFunctionInfo.cpp | 590 SA.Mask = Arg.getMask(); in convertArgumentInfo()
|
| /openbsd-src/gnu/llvm/clang/lib/CodeGen/ |
| H A D | SanitizerMetadata.cpp | 92 NoSanitizeMask |= Attr->getMask(); in reportGlobal()
|
| /openbsd-src/gnu/llvm/llvm/tools/llvm-readobj/ |
| H A D | MachODumper.cpp | 329 static std::string getMask(uint32_t prot) in getMask() function 936 W.printString("maxprot", getMask(MOSegment.maxprot)); in printMachOSegment() 937 W.printString("initprot", getMask(MOSegment.initprot)); in printMachOSegment()
|
| /openbsd-src/gnu/llvm/llvm/lib/Transforms/Vectorize/ |
| H A D | VPlan.h | 1348 VPValue *getMask(unsigned Idx) const { return getOperand(Idx * 2 + 1); } in getMask() function 1408 VPValue *getMask() const { in getMask() function 1575 if (VPValue *Mask = getMask()) in print() 1584 VPValue *getMask() const { in getMask() function 1683 VPValue *getMask() const { in getMask() function
|
| H A D | VPlanRecipes.cpp | 863 Value *Cond = State.get(getMask(In), Part); in execute() 889 getMask(I)->printAsOperand(O, SlotTracker); in print() 947 VPValue *BlockInMask = getMask(); in execute()
|
| H A D | LoopVectorize.cpp | 3002 ConstantInt::get(CountTy, cast<IntegerType>(CountTy)->getMask()); in emitIterationCountCheck() 9131 Recipe->getMask()); in buildVPlanWithVPRecipes() 9328 VPValue *Mask = getMask(); in print() 9592 getStoredValues(), getMask()); in execute() 9726 bool isMaskRequired = getMask(); in execute() 9729 BlockInMaskParts[Part] = State.get(getMask(), Part); in execute()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 1884 SDValue Mask = LD->getMask(); in SplitVecRes_VP_LOAD() 1968 SDValue Mask = SLD->getMask(); in SplitVecRes_VP_STRIDED_LOAD() 2043 SDValue Mask = MLD->getMask(); in SplitVecRes_MLOAD() 2130 return {MSC->getMask(), MSC->getIndex(), MSC->getScale()}; in SplitVecRes_Gather() 2133 return {VPSC->getMask(), VPSC->getIndex(), VPSC->getScale()}; in SplitVecRes_Gather() 2397 SmallVector<int> OrigMask(N->getMask()); in SplitVecRes_VECTOR_SHUFFLE() 3260 SDValue Mask = N->getMask(); in SplitVecOp_VP_STORE() 3351 SDValue Mask = N->getMask(); in SplitVecOp_VP_STRIDED_STORE() 3413 SDValue Mask = N->getMask(); in SplitVecOp_MSTORE() 3498 return {MSC->getMask(), MSC->getIndex(), MSC->getScale(), in SplitVecOp_Scatter() [all …]
|
| H A D | DAGCombiner.cpp | 5454 !SVN0->getMask().equals(SVN1->getMask())) in hoistLogicOpWithSameOpcodeHands() 5467 return DAG.getVectorShuffle(VT, DL, Logic, ShOp, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands() 5480 return DAG.getVectorShuffle(VT, DL, ShOp, Logic, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands() 6310 MLoad->getOffset(), MLoad->getMask(), MLoad->getPassThru(), in visitAND() 6516 SDValue Ops[] = {GN0->getChain(), GN0->getPassThru(), GN0->getMask(), in visitAND() 11022 SDValue Mask = MSC->getMask(); in visitVPSCATTER() 11053 SDValue Mask = MSC->getMask(); in visitMSCATTER() 11085 SDValue Mask = MST->getMask(); in visitMSTORE() 11137 auto Mask = TLI.promoteTargetBoolean(DAG, MST->getMask(), in visitMSTORE() 11150 SDValue Mask = MGT->getMask(); in visitVPGATHER() [all …]
|
| H A D | SelectionDAG.cpp | 2114 SmallVector<int, 8> MaskVec(SV.getMask()); in getCommutedVectorShuffle() 2666 ArrayRef<int> Mask = cast<ShuffleVectorSDNode>(V)->getMask(); in isSplatValue() 3021 assert(NumElts == SVN->getMask().size() && "Unexpected vector size"); in computeKnownBits() 3022 if (!getShuffleDemandedElts(NumElts, SVN->getMask(), DemandedElts, in computeKnownBits() 4062 assert(NumElts == SVN->getMask().size() && "Unexpected vector size"); in ComputeNumSignBits() 4063 if (!getShuffleDemandedElts(NumElts, SVN->getMask(), DemandedElts, in ComputeNumSignBits() 8384 LD->getChain(), Base, Offset, LD->getMask(), in getIndexedLoadVP() 8503 Offset, ST->getMask(), ST->getVectorLength()}; in getIndexedStoreVP() 8637 Base, Offset, SLD->getStride(), SLD->getMask(), SLD->getVectorLength(), in getIndexedStridedLoadVP() 8757 SST->getMask(), SST->getVectorLength()}; in getIndexedStridedStoreVP() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAGHVX.cpp | 2571 std::vector<int> Mask(SN->getMask().begin(), SN->getMask().end()); in selectShuffle() 2751 ArrayRef<int> TopMask = This->getMask(); in ppHvxShuffleOfShuffle() 2754 assert(TopMask.size() == S0->getMask().size() && in ppHvxShuffleOfShuffle() 2755 TopMask.size() == S1->getMask().size()); in ppHvxShuffleOfShuffle()
|
| H A D | HexagonVectorCombine.cpp | 262 Value *getMask(Value *Val) const; 542 auto AlignVectors::getMask(Value *Val) const -> Value * { in getMask() function in AlignVectors 976 Value *Sel = Builder.CreateSelect(getMask(B.Seg.Val), Cast, in realignLoadGroup() 1013 Value *Mask = HVC.rescale(Builder, MakeVec(Builder, getMask(S.Seg.Val)), in realignStoreGroup()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/IR/ |
| H A D | DerivedTypes.h | 89 APInt getMask() const;
|
| /openbsd-src/gnu/llvm/llvm/lib/IR/ |
| H A D | Type.cpp | 337 APInt IntegerType::getMask() const { return APInt::getAllOnes(getBitWidth()); } in getMask() function in IntegerType
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 3261 ArrayRef<int> Mask = SVN->getMask(); in lowerVECTOR_SHUFFLE() 6672 Mask = VPLoad->getMask(); in lowerMaskedLoad() 6677 Mask = MLoad->getMask(); in lowerMaskedLoad() 6737 Mask = VPStore->getMask(); in lowerMaskedStore() 6742 Mask = MStore->getMask(); in lowerMaskedStore() 7271 SDValue Mask = VPNode->getMask(); in lowerVPStridedLoad() 7319 SDValue Mask = VPNode->getMask(); in lowerVPStridedStore() 7363 Mask = VPGN->getMask(); in lowerMaskedGather() 7372 Mask = MGN->getMask(); in lowerMaskedGather() 7464 Mask = VPSN->getMask(); in lowerMaskedScatter() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.h | 1822 const SDValue &getMask() const { return getOperand(2); } in getMask() function
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 2194 ArrayRef<int> Mask = cast<ShuffleVectorSDNode>(Op.getNode())->getMask(); in LowerVECTOR_SHUFFLE() 2355 SrcType, SDLoc(N), CastOp, DAG.getUNDEF(SrcType), Shuffle->getMask()); in performVECTOR_SHUFFLECombine()
|