| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | MachineOperand.h | 132 unsigned IsUndef : 1; variable 403 return IsUndef; in isUndef() 529 IsUndef = Val; 844 Op.IsUndef = isUndef;
|
| H A D | MachineInstr.h | 1630 void setRegisterDefReadUndef(Register Reg, bool IsUndef = true);
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIShrinkInstructions.cpp | 311 bool IsUndef = true; in shrinkMIMG() local 329 IsUndef = false; in shrinkMIMG() 363 MI.getOperand(VAddr0Idx).setIsUndef(IsUndef); in shrinkMIMG() 531 const bool IsUndef = SrcReg->isUndef(); in shrinkScalarLogicOp() local 540 /*isDead*/ false, IsUndef); in shrinkScalarLogicOp()
|
| H A D | GCNHazardRecognizer.cpp | 1134 bool IsUndef = Src0->isUndef(); in fixVcmpxPermlaneHazards() local 1137 .addReg(Reg, RegState::Define | (IsUndef ? RegState::Dead : 0)) in fixVcmpxPermlaneHazards() 1138 .addReg(Reg, IsUndef ? RegState::Undef : RegState::Kill); in fixVcmpxPermlaneHazards()
|
| H A D | SIInstrInfo.cpp | 2106 bool IsUndef = MI.getOperand(1).isUndef(); in expandPostRAPseudo() local 2115 .addReg(VecReg, RegState::Implicit | (IsUndef ? RegState::Undef : 0)); in expandPostRAPseudo() 2138 bool IsUndef = MI.getOperand(1).isUndef(); in expandPostRAPseudo() local 2154 RegState::Implicit | (IsUndef ? RegState::Undef : 0)); in expandPostRAPseudo() 2183 bool IsUndef = MI.getOperand(1).isUndef(); in expandPostRAPseudo() local 2195 .addReg(VecReg, RegState::Implicit | (IsUndef ? RegState::Undef : 0)); in expandPostRAPseudo() 2376 bool IsUndef = RegOp.isUndef(); in swapRegAndNonRegOperand() local 2392 NonRegOp.ChangeToRegister(Reg, false, false, IsKill, IsDead, IsUndef, IsDebug); in swapRegAndNonRegOperand()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.h | 242 bool matchCombineConcatVectors(MachineInstr &MI, bool &IsUndef, 246 void applyCombineConcatVectors(MachineInstr &MI, bool IsUndef,
|
| /openbsd-src/gnu/llvm/clang/include/clang/Basic/ |
| H A D | TargetBuiltins.h | 291 bool isUndef() const { return Flags & IsUndef; } in isUndef()
|
| H A D | arm_sve.td | 204 def IsUndef : FlagType<0x80000000>; // Codegen `undef` of given type. 1459 def SVUNDEF_1 : SInst<"svundef_{d}", "dv", "csilUcUsUiUlhfd", MergeNone, "", [IsUndef]>; 1460 def SVUNDEF_2 : SInst<"svundef2_{d}", "2v", "csilUcUsUiUlhfd", MergeNone, "", [IsUndef]>; 1461 def SVUNDEF_3 : SInst<"svundef3_{d}", "3v", "csilUcUsUiUlhfd", MergeNone, "", [IsUndef]>; 1462 def SVUNDEF_4 : SInst<"svundef4_{d}", "4v", "csilUcUsUiUlhfd", MergeNone, "", [IsUndef]>; 1469 def SVUNDEF_1_BF16 : SInst<"svundef_{d}", "dv", "b", MergeNone, "", [IsUndef]>; 1470 def SVUNDEF_2_BF16 : SInst<"svundef2_{d}", "2v", "b", MergeNone, "", [IsUndef]>; 1471 def SVUNDEF_3_BF16 : SInst<"svundef3_{d}", "3v", "b", MergeNone, "", [IsUndef]>; 1472 def SVUNDEF_4_BF16 : SInst<"svundef4_{d}", "4v", "b", MergeNone, "", [IsUndef]>;
|
| /openbsd-src/gnu/llvm/clang/lib/Lex/ |
| H A D | Preprocessor.cpp | 1478 bool IsUndef) const { in emitFinalMacroWarning() 1485 << Identifier.getIdentifierInfo() << (IsUndef ? 0 : 1); in emitFinalMacroWarning()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 222 bool IsUndef = false; in tryCombineConcatVectors() local 224 if (matchCombineConcatVectors(MI, IsUndef, Ops)) { in tryCombineConcatVectors() 225 applyCombineConcatVectors(MI, IsUndef, Ops); in tryCombineConcatVectors() 231 bool CombinerHelper::matchCombineConcatVectors(MachineInstr &MI, bool &IsUndef, in matchCombineConcatVectors() argument 235 IsUndef = true; in matchCombineConcatVectors() 247 IsUndef = false; in matchCombineConcatVectors() 277 MachineInstr &MI, bool IsUndef, const ArrayRef<Register> Ops) { in applyCombineConcatVectors() argument 290 if (IsUndef) in applyCombineConcatVectors()
|
| H A D | LegalizerHelper.cpp | 5549 const bool IsUndef = MI.getOpcode() == TargetOpcode::G_CTLZ_ZERO_UNDEF; in narrowScalarCTLZ() local 5557 auto LoCTLZ = IsUndef ? in narrowScalarCTLZ() 5585 const bool IsUndef = MI.getOpcode() == TargetOpcode::G_CTTZ_ZERO_UNDEF; in narrowScalarCTTZ() local 5593 auto HiCTTZ = IsUndef ? in narrowScalarCTTZ()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | MachineInstr.cpp | 2029 void MachineInstr::setRegisterDefReadUndef(Register Reg, bool IsUndef) { in setRegisterDefReadUndef() argument 2033 MO.setIsUndef(IsUndef); in setRegisterDefReadUndef()
|
| H A D | RegisterCoalescer.cpp | 1729 bool IsUndef = true; in addUndefFlag() local 1734 IsUndef = false; in addUndefFlag() 1738 if (IsUndef) { in addUndefFlag()
|
| H A D | MachineOperand.cpp | 282 IsUndef = isUndef; in ChangeToRegister()
|
| /openbsd-src/gnu/llvm/clang/include/clang/Lex/ |
| H A D | Preprocessor.h | 2848 void emitFinalMacroWarning(const Token &Identifier, bool IsUndef) const;
|
| /openbsd-src/gnu/llvm/llvm/lib/Analysis/ |
| H A D | InstructionSimplify.cpp | 5341 bool IsUndef = Q.isUndefValue(V); in simplifyFPOp() local 5346 if (FMF.noNaNs() && (IsNan || IsUndef)) in simplifyFPOp() 5348 if (FMF.noInfs() && (IsInf || IsUndef)) in simplifyFPOp() 5356 if (IsUndef) in simplifyFPOp()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLoweringHVX.cpp | 809 bool IsUndef = true; in buildHvxVectorReg() local 813 IsUndef = false; in buildHvxVectorReg() 819 if (IsUndef) in buildHvxVectorReg()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.cpp | 3963 bool IsUndef = true; in loadRegPairFromStackSlot() local 3969 IsUndef = false; in loadRegPairFromStackSlot() 3972 .addReg(DestReg0, RegState::Define | getUndefRegState(IsUndef), SubIdx0) in loadRegPairFromStackSlot() 3973 .addReg(DestReg1, RegState::Define | getUndefRegState(IsUndef), SubIdx1) in loadRegPairFromStackSlot()
|
| /openbsd-src/gnu/llvm/clang/lib/Serialization/ |
| H A D | ASTReader.cpp | 598 bool IsUndef = PPOpts.Macros[I].second; in collectMacroDefinitions() local 605 if (IsUndef) { in collectMacroDefinitions() 5976 bool IsUndef = Record[Idx++]; in ParsePreprocessorOptions() local 5977 PPOpts.Macros.push_back(std::make_pair(Macro, IsUndef)); in ParsePreprocessorOptions()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 6397 bool IsUndef = Values[i] < 0 && IsMask; in getConstVector() local 6398 SDValue OpNode = IsUndef ? DAG.getUNDEF(EltVT) : in getConstVector() 6402 Ops.push_back(IsUndef ? DAG.getUNDEF(EltVT) : in getConstVector()
|