| /netbsd-src/external/gpl3/gcc/dist/libphobos/libdruntime/core/internal/ |
| H A D | atomic.d | 94 push RBX; in version()
97 mov RBX, 0; in version()
104 pop RBX; in version()
114 push RBX; in version() local
115 mov RBX, 0; in version() local
120 pop RBX; in version() local
201 push RBX; in version() local
205 mov RBX, [RCX]; in version() local
209 pop RBX; in version() local
218 push RBX; in version() local
[all …]
|
| /netbsd-src/external/gpl3/gcc/dist/libphobos/libdruntime/config/mingw/ |
| H A D | switchcontext.S | 40 pushq %RBX;
62 popq %RBX;
|
| /netbsd-src/external/gpl3/gcc.old/dist/libphobos/libdruntime/config/mingw/ |
| H A D | switchcontext.S | 37 pushq %RBX;
59 popq %RBX;
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86MCTargetDesc.cpp | 155 {codeview::RegisterId::RBX, X86::RBX}, in initLLVMToSEHAndCVRegMapping()
633 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
645 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
682 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
718 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
754 case X86::BH: case X86::BL: case X86::BX: case X86::EBX: case X86::RBX: in getX86SubSuperRegisterOrZero()
755 return X86::RBX; in getX86SubSuperRegisterOrZero()
|
| H A D | X86AsmBackend.cpp | 1295 case X86::RBX: in PushInstrSize()
1315 X86::RBX, X86::R12, X86::R13, X86::R14, X86::R15, X86::RBP, 0 in getCompactUnwindRegNum()
|
| /netbsd-src/sys/arch/amd64/include/ |
| H A D | frame_regs.h | 49 greg(rbx, RBX, 13) /* tf_rbx */ \
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86CallingConv.td | 427 CCIfType<[i64], CCAssignToReg<[RBX, RBP, RDI, RSI, RDX, RCX, R8, R9,
597 CCIfType<[i64], CCAssignToReg<[RBX, R12, RBP, R15,
694 CCAssignToReg<[R13, RBP, R12, RBX, R14, RSI, RDI, R8, R9, R15]>>,
1091 def CSR_64 : CalleeSavedRegs<(add RBX, R12, R13, R14, R15, RBP)>;
1099 def CSR_Win64_NoSSE : CalleeSavedRegs<(add RBX, RBP, RDI, RSI, R12, R13, R14, R15)>;
1129 def CSR_64_MostRegs : CalleeSavedRegs<(add RBX, RCX, RDX, RSI, RDI, R8, R9, R10,
1144 def CSR_64_AllRegs_NoSSE : CalleeSavedRegs<(add RAX, RBX, RCX, RDX, RSI, RDI, R8, R9,
1155 def CSR_Win64_Intel_OCL_BI_AVX : CalleeSavedRegs<(add RBX, RBP, RDI, RSI, R12,
1159 def CSR_Win64_Intel_OCL_BI_AVX512 : CalleeSavedRegs<(add RBX, RBP, RDI, RSI,
1171 def CSR_64_Intel_OCL_BI_AVX512 : CalleeSavedRegs<(add RBX, RSI, R14, R15,
[all …]
|
| H A D | X86ExpandPseudo.cpp | 440 TII->copyPhysReg(MBB, MBBI, DL, X86::RBX, InArg.getReg(), false); in ExpandMI()
447 TII->copyPhysReg(MBB, MBBI, DL, X86::RBX, SaveRbx, in ExpandMI()
545 TII->copyPhysReg(MBB, MBBI, DL, X86::RBX, SaveRbx, /*SrcIsKill*/ true); in ExpandMI()
|
| H A D | X86RegisterInfo.td | 172 def RBX : X86Reg<"rbx", 3, [EBX]>, DwarfRegNum<[3, -2, -2]>;
391 // List call-clobbered registers before callee-save registers. RBX, RBP, (and
437 RBX, R14, R15, R12, R13, RBP, RSP, RIP)>;
460 def GR64_ABCD : RegisterClass<"X86", [i64], 64, (add RAX, RCX, RDX, RBX)>;
484 (add RAX, RCX, RDX, RSI, RDI, RBX, RBP, RSP, RIP)>;
|
| H A D | X86InstrSystem.td | 590 let Defs = [RSI, RDI], Uses = [RBX, RDX, RSI, RDI] in {
681 let Uses = [RAX, RBX, RCX, RDX], Defs = [RAX, RBX, RCX] in {
742 // RBX/RCX/RDX: Leaf-specific purpose."
749 let Uses = [RAX, RBX, RCX, RDX], Defs = [RAX, RBX, RCX, RDX, EFLAGS] in
|
| H A D | X86InstrCompiler.td | 859 let Defs = [RAX, RDX, EFLAGS], Uses = [RAX, RBX, RCX, RDX],
867 // This pseudo must be used when the frame uses RBX as
868 // the base pointer. Indeed, in such situation RBX is a reserved
871 // RBX that will happen when setting the arguments for the instrucion.
874 // defines RBX (instead of using RBX).
875 // The rationale is that we will define RBX during the expansion of
876 // the pseudo. The argument feeding RBX is rbx_input.
879 // save the value of RBX across the actual instruction.
885 // the value of RBX.
886 let Defs = [RAX, RDX, RBX, EFLAGS], Uses = [RAX, RCX, RDX],
[all …]
|
| H A D | X86RegisterInfo.cpp | 68 BasePtr = Use64BitReg ? X86::RBX : X86::EBX; in X86RegisterInfo()
|
| /netbsd-src/external/lgpl3/gmp/dist/tests/ |
| H A D | amd64call.asm | 88 define(`RBX', eval(8*16)($1))
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/Disassembler/ |
| H A D | X86DisassemblerDecoder.h | 173 ENTRY(RBX) \
191 ENTRY(RBX) \
|
| /netbsd-src/external/bsd/pcc/dist/pcc/arch/amd64/ |
| H A D | macdefs.h | 161 #define RBX 003 macro
|
| H A D | local2.c | 1068 case 'b': reg = RBX; break; in myxasm()
1209 { "rbx", RBX },
|
| /netbsd-src/external/gpl3/gcc/dist/libphobos/libdruntime/core/thread/ |
| H A D | fiber.d | 317 push RBX; in fiber_switchContext() local
332 pop RBX; in fiber_switchContext() local
398 push RBX; in fiber_switchContext() local
414 pop RBX; in fiber_switchContext() local
|
| H A D | osthread.d | 1546 mov [regs + 0 * 8], RBX; in package()
1560 mov [regs + 0 * 8], RBX; in package()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/DebugInfo/CodeView/ |
| H A D | CodeViewRegisters.def | 221 CV_REGISTER(RBX, 329)
|
| /netbsd-src/external/apache2/llvm/dist/llvm/docs/TableGen/ |
| H A D | index.rst | 71 R15B, R15D, R15W, R8, R8B, R8D, R8W, R9, R9B, R9D, R9W, RAX, RBP, RBX, RCX, RDI,
|
| /netbsd-src/external/gpl3/binutils/dist/opcodes/ |
| H A D | ChangeLog-2011 | 143 RBX): New.
|
| /netbsd-src/external/gpl3/gdb/dist/opcodes/ |
| H A D | ChangeLog-2011 | 143 RBX): New.
|
| H A D | ChangeLog-2012 | 396 RBX for the third operand.
|
| /netbsd-src/external/gpl3/gdb.old/dist/opcodes/ |
| H A D | ChangeLog-2011 | 143 RBX): New.
|
| /netbsd-src/external/gpl3/binutils.old/dist/opcodes/ |
| H A D | ChangeLog-2011 | 143 RBX): New.
|