| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | HexagonEarlyIfConv.cpp | 125 : SplitB(B), TrueB(TB), FalseB(FB), JoinB(JB), PredR(PR) {} in FlowPattern()
131 unsigned PredR = 0; member
146 << ", PredR:" << printReg(P.FP.PredR, &P.TRI) in operator <<()
197 MachineInstr *MI, unsigned PredR, bool IfTrue);
200 unsigned PredR, bool IfTrue);
203 const TargetRegisterClass *DRC, unsigned PredR, unsigned TR,
253 Register PredR = T1I->getOperand(0).getReg(); in matchFlowPattern() local
334 FP = FlowPattern(B, PredR, TB, FB, JB); in matchFlowPattern()
711 unsigned PredR, bool IfTrue) { in predicateInstr() argument
729 MIB.addReg(PredR); in predicateInstr()
[all …]
|
| H A D | HexagonGenMux.cpp | 92 unsigned PredR = 0; member
108 unsigned DefR, PredR; member
115 : At(It), DefR(DR), PredR(PR), SrcT(TOp), SrcF(FOp), Def1(&D1), in MuxInfo()
256 if (F != CM.end() && F->second.PredR != PR) { in genMuxInBlock()
263 F->second.PredR = PR; in genMuxInBlock()
344 .addReg(MX.PredR) in genMuxInBlock()
|
| H A D | HexagonExpandCondsets.cpp | 223 MachineBasicBlock::iterator UseIt, unsigned PredR, bool Cond);
230 void renameInRange(RegisterRef RO, RegisterRef RN, unsigned PredR,
747 MachineBasicBlock::iterator UseIt, unsigned PredR, bool Cond) { in getReachingDefForPred() argument
760 if (MI->readsRegister(PredR) && (Cond != HII->isPredicatedTrue(*MI))) in getReachingDefForPred()
770 if (RR.Reg == PredR) { in getReachingDefForPred()
910 unsigned PredR, bool Cond, MachineBasicBlock::iterator First, in renameInRange() argument
919 if (!MI->readsRegister(PredR) || (Cond != HII->isPredicatedTrue(*MI))) in renameInRange()
959 Register PredR = MP.getReg(); in predicate() local
960 MachineInstr *DefI = getReachingDefForPred(RT, TfrI, PredR, Cond); in predicate()
977 if (!I->modifiesRegister(PredR, nullptr)) in predicate()
[all …]
|
| H A D | HexagonHardwareLoops.cpp | 462 unsigned PredR, PredPos, PredRegFlags; in findInductionRegister() local
463 if (!TII->getPredReg(Cond, PredR, PredPos, PredRegFlags)) in findInductionRegister()
466 MachineInstr *PredI = MRI->getVRegDef(PredR); in findInductionRegister()
1337 Register PredR = CmpI->getOperand(0).getReg(); in orderBumpCompare() local
1345 if (MO.getReg() == PredR) // Found an intervening use of PredR. in orderBumpCompare()
1913 Register PredR = PN->getOperand(i).getReg(); in createPreheaderForLoop() local
1919 MachineOperand MO = MachineOperand::CreateReg(PredR, false); in createPreheaderForLoop()
|
| H A D | HexagonISelLowering.cpp | 375 Register PredR = MRI.createVirtualRegister(&Hexagon::PredRegsRegClass); in LowerCallResult() local
376 SDValue TPR = DAG.getCopyToReg(FR0.getValue(1), dl, PredR, in LowerCallResult()
382 RetVal = DAG.getCopyFromReg(TPR.getValue(0), dl, PredR, MVT::i1); in LowerCallResult()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAndOrXor.cpp | 271 ICmpInst::Predicate &PredR) { in getMaskedTypeForICmpPair() argument
312 if (decomposeBitTestICmp(R1, R2, PredR, R11, R12, R2)) { in getMaskedTypeForICmpPair()
347 if (!ICmpInst::isEquality(PredR)) in getMaskedTypeForICmpPair()
389 unsigned RightType = getMaskedICmpType(A, D, E, PredR); in getMaskedTypeForICmpPair()
399 Value *D, Value *E, ICmpInst::Predicate PredL, ICmpInst::Predicate PredR, in foldLogOpOfMaskedICmps_NotAllZeros_BMask_Mixed() argument
422 if (PredR != NewCC) in foldLogOpOfMaskedICmps_NotAllZeros_BMask_Mixed()
520 Value *D, Value *E, ICmpInst::Predicate PredL, ICmpInst::Predicate PredR, in foldLogOpOfMaskedICmpsAsymmetric() argument
522 assert(ICmpInst::isEquality(PredL) && ICmpInst::isEquality(PredR) && in foldLogOpOfMaskedICmpsAsymmetric()
536 PredL, PredR, Builder)) { in foldLogOpOfMaskedICmpsAsymmetric()
542 PredR, PredL, Builder)) { in foldLogOpOfMaskedICmpsAsymmetric()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/ |
| H A D | EarlyCSE.cpp | 416 CmpInst::Predicate PredL, PredR; in isEqualImpl() local
419 match(CondR, m_Cmp(PredR, m_Specific(X), m_Specific(Y))) && in isEqualImpl()
420 CmpInst::getInversePredicate(PredL) == PredR) in isEqualImpl()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Analysis/ |
| H A D | InstructionSimplify.cpp | 1884 FCmpInst::Predicate PredL = LHS->getPredicate(), PredR = RHS->getPredicate(); in simplifyAndOrOfFCmps() local
1885 if ((PredL == FCmpInst::FCMP_ORD && PredR == FCmpInst::FCMP_ORD && IsAnd) || in simplifyAndOrOfFCmps()
1886 (PredL == FCmpInst::FCMP_UNO && PredR == FCmpInst::FCMP_UNO && !IsAnd)) { in simplifyAndOrOfFCmps()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Vectorize/ |
| H A D | LoopVectorize.cpp | 8846 auto *PredR = dyn_cast_or_null<VPPredInstPHIRecipe>(Op->getDef()); in handleReplication() local
8847 if (!PredR) in handleReplication()
8850 cast_or_null<VPReplicateRecipe>(PredR->getOperand(0)->getDef()); in handleReplication()
|