Searched refs:DivOpc (Results 1 – 4 of 4) sorted by relevance
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsFastISel.cpp | 1924 unsigned DivOpc; in selectDivRem() local
1930 DivOpc = Mips::SDIV; in selectDivRem()
1934 DivOpc = Mips::UDIV; in selectDivRem()
1943 emitInst(DivOpc).addReg(Src0Reg).addReg(Src1Reg); in selectDivRem()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64FastISel.cpp | 4528 unsigned DivOpc; in selectRem() local
4534 DivOpc = Is64bit ? AArch64::SDIVXr : AArch64::SDIVWr; in selectRem()
4537 DivOpc = Is64bit ? AArch64::UDIVXr : AArch64::UDIVWr; in selectRem()
4551 unsigned QuotReg = fastEmitInst_rr(DivOpc, RC, Src0Reg, Src1Reg); in selectRem()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 4525 unsigned DivOpc = IsSigned ? ISD::SDIV : ISD::UDIV; in PerformREMCombine() local
4531 if (U->getOpcode() == DivOpc && U->getOperand(0) == Num && in PerformREMCombine()
4536 DAG.getNode(DivOpc, DL, VT, Num, Den), in PerformREMCombine()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 8587 unsigned DivOpc = isSigned ? ISD::SDIV : ISD::UDIV; in expandREM() local
8596 if (isOperationLegalOrCustom(DivOpc, VT)) { in expandREM()
8598 SDValue Divide = DAG.getNode(DivOpc, dl, VT, Dividend, Divisor); in expandREM()
|