| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/ |
| H A D | BitTracker.h | 39 struct BitMask;
287 struct BitTracker::BitMask { struct
288 BitMask() = default;
289 BitMask(uint16_t b, uint16_t e) : B(b), E(e) {} in BitMask() function
317 RegisterCell &insert(const RegisterCell &RC, const BitMask &M); argument
318 RegisterCell extract(const BitMask &M) const; // Returns a new cell.
465 virtual BitMask mask(Register Reg, unsigned Sub) const;
|
| H A D | BitTracker.cpp | 215 const BitMask &M) { in insert()
235 BT::RegisterCell BT::RegisterCell::extract(const BitMask &M) const { in extract()
368 BitMask M = mask(RR.Reg, RR.Sub); in getCell()
690 RegisterCell Res = RegisterCell::ref(A1).extract(BT::BitMask(B, Last)); in eXTR()
703 Res.insert(RegisterCell::ref(A2), BT::BitMask(AtN, AtN+W2-1)); in eINS()
707 BT::BitMask BT::MachineEvaluator::mask(Register Reg, unsigned Sub) const { in mask()
711 return BitMask(0, W-1); in mask()
752 Res.insert(Src, BitMask(0, WS-1)); in evaluate()
1003 BitMask OM = ME.mask(OldRR.Reg, OldRR.Sub); in subst()
1004 BitMask NM = ME.mask(NewRR.Reg, NewRR.Sub); in subst()
|
| H A D | HexagonBitTracker.h | 39 BitTracker::BitMask mask(Register Reg, unsigned Sub) const override;
|
| H A D | HexagonBitTracker.cpp | 89 BT::BitMask HexagonEvaluator::mask(Register Reg, unsigned Sub) const { in mask()
101 return IsSubLo ? BT::BitMask(0, RW-1) in mask()
102 : BT::BitMask(RW, 2*RW-1); in mask()
349 RegisterCell RC = RegisterCell(RW).insert(PC, BT::BitMask(0, PW-1)); in evaluate()
371 RegisterCell CW = RegisterCell(W0).insert(rc(1), BT::BitMask(0, W1-1)); in evaluate()
721 RegisterCell RC = RegisterCell(W0).insert(Ext, BT::BitMask(0, Wd-1)); in evaluate()
|
| /netbsd-src/external/apache2/llvm/dist/clang/lib/AST/Interp/ |
| H A D | Integral.h | 143 const T BitMask = (T(1) << T(TruncBits)) - 1;
145 const T ExtMask = ~BitMask;
146 return Integral((V & BitMask) | (Signed && (V & SignBit) ? ExtMask : 0));
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Scalar/ |
| H A D | LoopIdiomRecognize.cpp | 2098 Value *&BitMask, Value *&BitPos, in detectShiftUntilBitTestIdiom() argument
2134 m_Value(BitMask), in detectShiftUntilBitTestIdiom()
2141 m_CombineAnd(m_Value(BitMask), m_Power2()))) && in detectShiftUntilBitTestIdiom()
2142 (BitPos = ConstantExpr::getExactLogBase2(cast<Constant>(BitMask))); in detectShiftUntilBitTestIdiom()
2148 (BitMask = ConstantInt::get(CurrX->getType(), Mask)) && in detectShiftUntilBitTestIdiom()
2250 Value *X, *BitMask, *BitPos, *XCurr; in recognizeShiftUntilBitTest() local
2252 if (!detectShiftUntilBitTestIdiom(CurLoop, X, BitMask, BitPos, XCurr, in recognizeShiftUntilBitTest()
2302 Value *LowBitMask = Builder.CreateAdd(BitMask, Constant::getAllOnesValue(Ty), in recognizeShiftUntilBitTest()
2305 Builder.CreateOr(LowBitMask, BitMask, BitPos->getName() + ".mask"); in recognizeShiftUntilBitTest()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/IPO/ |
| H A D | LowerTypeTests.cpp | 435 Constant *BitMask; member
591 Value *BitMask = B.CreateShl(ConstantInt::get(BitsType, 1), BitIndex); in createMaskedBitTest() local
592 Value *MaskedBits = B.CreateAnd(Bits, BitMask); in createMaskedBitTest()
689 B.CreateAnd(Byte, ConstantExpr::getPtrToInt(TIL.BitMask, Int8Ty)); in createBitSetTest()
949 ExportGlobal("bit_mask", TIL.BitMask); in exportTypeId()
951 return &TTRes.BitMask; in exportTypeId()
1024 TIL.BitMask = ImportConstant("bit_mask", TTRes.BitMask, 8, Int8PtrTy); in importTypeId()
1160 TIL.BitMask = BAI->MaskGlobal; in lowerTypeTestCalls()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/ |
| H A D | VOP3PInstructions.td | 223 class Extract<int FromBitIndex, int BitMask, bit U>: PatFrag<
225 …!if (!or (!and (!eq (BitMask, 255), !eq (FromBitIndex, 24)), !eq (FromBitIndex, 28)), // last elem…
228 !if (U, (and node:$src, (i32 BitMask)),
229 … !if (!eq (BitMask, 15), (!cast<PatFrag>("ExtractSigned4bit_"#FromBitIndex) node:$src),
231 !if (U, (and (srl node:$src, (i32 FromBitIndex)), (i32 BitMask)),
232 … !if (!eq (BitMask, 15), (!cast<PatFrag>("ExtractSigned4bit_"#FromBitIndex) node:$src),
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/ |
| H A D | BypassSlowDivision.cpp | 343 uint64_t BitMask = ~BypassType->getBitMask(); in insertOperandRuntimeCheck() local
344 Value *AndV = Builder.CreateAnd(OrV, BitMask); in insertOperandRuntimeCheck()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/CodeGen/ |
| H A D | MachineOperand.cpp | 554 unsigned BitMask = Flags.second; in printTargetFlags() local
558 if ((BitMask & Mask.first) == Mask.first) { in printTargetFlags()
564 BitMask &= ~(Mask.first); in printTargetFlags()
567 if (BitMask) { in printTargetFlags()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/include/llvm/IR/ |
| H A D | ModuleSummaryIndexYAML.h | 35 io.mapOptional("BitMask", res.BitMask);
|
| H A D | ModuleSummaryIndex.h | 931 uint8_t BitMask = 0;
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/LTO/ |
| H A D | LTO.cpp | 268 AddUint64(S.TTRes.BitMask); in computeLTOCacheKey()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/IR/ |
| H A D | AsmWriter.cpp | 3033 if (TTRes.BitMask) in printTypeTestResolution()
3035 Out << ", bitMask: " << (unsigned)TTRes.BitMask; in printTypeTestResolution()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 1535 SDValue BitMask = DAG.getConstant(~BitImm, DL, ResTy); in lowerMSABitClearImm() local
1537 return DAG.getNode(ISD::AND, DL, ResTy, Op->getOperand(1), BitMask); in lowerMSABitClearImm()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/Mips/AsmParser/ |
| H A D | MipsAsmParser.cpp | 8756 const MCExpr *BitMask; in ParseDirective() local
8759 if (Parser.parseExpression(BitMask)) { in ParseDirective()
8764 if (!BitMask->evaluateAsAbsolute(BitMaskVal)) { in ParseDirective()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 28157 SDValue BitMask = DAG.getConstant(-1, dl, ExtVT); in LowerScalarVariableShift() local
28158 BitMask = getTargetVShiftNode(LogicalX86Op, dl, ExtVT, BitMask, in LowerScalarVariableShift()
28161 BitMask = getTargetVShiftByConstNode(LogicalX86Op, dl, ExtVT, BitMask, in LowerScalarVariableShift()
28163 BitMask = DAG.getBitcast(VT, BitMask); in LowerScalarVariableShift()
28164 BitMask = DAG.getVectorShuffle(VT, dl, BitMask, BitMask, in LowerScalarVariableShift()
28171 Res = DAG.getNode(ISD::AND, dl, VT, Res, BitMask); in LowerScalarVariableShift()
36114 SDValue BitMask = getConstVector(EltBits, UndefElts, MaskVT, DAG, DL); in combineX86ShuffleChain() local
36118 Res = DAG.getNode(AndOpcode, DL, MaskVT, Res, BitMask); in combineX86ShuffleChain()
44597 SDValue BitMask = N->getOperand(1); in combineAnd() local
44606 getTargetConstantBitsFromNode(BitMask, 8, UndefElts, EltBits) && in combineAnd()
[all …]
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 6748 uint64_t BitMask = 0xff; in isVMOVModifiedImm() local
6753 if (((SplatBits | SplatUndef) & BitMask) == BitMask) { in isVMOVModifiedImm()
6754 Val |= BitMask; in isVMOVModifiedImm()
6756 } else if ((SplatBits & BitMask) != 0) { in isVMOVModifiedImm()
6759 BitMask <<= 8; in isVMOVModifiedImm()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Bitcode/Writer/ |
| H A D | BitcodeWriter.cpp | 3782 NameVals.push_back(Summary.TTRes.BitMask); in writeTypeIdSummaryRecord()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Bitcode/Reader/ |
| H A D | BitcodeReader.cpp | 6073 TypeId.TTRes.BitMask = Record[Slot++]; in parseTypeIdSummaryRecord()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/AsmParser/ |
| H A D | LLParser.cpp | 8247 TTRes.BitMask = (uint8_t)Val; in parseTypeTestResolution()
|
| /netbsd-src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 12664 uint64_t BitMask = Bits == 64 ? -1ULL : ((1ULL << Bits) - 1); in tryCombineToBSL() local
12677 CN0->getZExtValue() != (BitMask & ~CN1->getZExtValue())) { in tryCombineToBSL()
|