Searched refs:setRegClass (Results 1 – 8 of 8) sorted by relevance
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/R600/ |
| H A D | SILowerI1Copies.cpp | 92 MRI.setRegClass(Reg, &AMDGPU::SReg_64RegClass); in runOnMachineFunction()
148 MRI.setRegClass(Reg, &AMDGPU::VGPR_32RegClass); in runOnMachineFunction()
|
| H A D | SIISelLowering.cpp | 2026 MRI.setRegClass(VReg, RC); in AdjustInstrPostInstrSelection()
|
| /minix3/external/bsd/llvm/dist/llvm/lib/CodeGen/ |
| H A D | MachineRegisterInfo.cpp | 41 MachineRegisterInfo::setRegClass(unsigned Reg, const TargetRegisterClass *RC) { in setRegClass() function in MachineRegisterInfo
59 setRegClass(Reg, NewRC); in constrainRegClass()
84 setRegClass(Reg, NewRC); in recomputeRegClass()
|
| H A D | RegisterCoalescer.cpp | 942 MRI->setRegClass(DstReg, NewRC); in reMaterializeTrivialDef()
1370 MRI->setRegClass(CP.getDstReg(), CP.getNewRC()); in joinCopy()
|
| H A D | MachineLICM.cpp | 1355 MRI->setRegClass(Dup->getOperand(Defs[j]).getReg(), OrigRCs[j]); in EliminateCSE()
|
| /minix3/external/bsd/llvm/dist/llvm/lib/Target/PowerPC/ |
| H A D | PPCFastISel.cpp | 390 MRI.setRegClass(Addr.Base.Reg, &PPC::G8RC_and_G8RC_NOX0RegClass); in PPCComputeAddress()
1166 MRI.setRegClass(SrcReg1, &PPC::GPRC_and_GPRC_NOR0RegClass); in SelectBinaryIntOp()
1170 MRI.setRegClass(SrcReg1, &PPC::G8RC_and_G8RC_NOX0RegClass); in SelectBinaryIntOp()
1183 MRI.setRegClass(SrcReg1, &PPC::GPRC_and_GPRC_NOR0RegClass); in SelectBinaryIntOp()
1192 MRI.setRegClass(SrcReg1, &PPC::G8RC_and_G8RC_NOX0RegClass); in SelectBinaryIntOp()
2256 MRI.setRegClass(Op0, &PPC::GPRC_and_GPRC_NOR0RegClass); in fastEmitInst_ri()
2258 MRI.setRegClass(Op0, &PPC::G8RC_and_G8RC_NOX0RegClass); in fastEmitInst_ri()
|
| /minix3/external/bsd/llvm/dist/llvm/include/llvm/CodeGen/ |
| H A D | MachineRegisterInfo.h | 575 void setRegClass(unsigned Reg, const TargetRegisterClass *RC);
|
| /minix3/external/bsd/llvm/dist/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | InstrEmitter.cpp | 628 MRI->setRegClass(NewVReg, SRC); in EmitRegSequence()
|