Home
last modified time | relevance | path

Searched refs:gpu_offset (Results 1 – 16 of 16) sorted by relevance

/dflybsd-src/sys/dev/drm/radeon/
H A Devergreen_cs.c1147 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1219 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1231 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1243 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1255 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1279 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1299 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1503 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1520 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
1561 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in evergreen_cs_handle_reg()
[all …]
H A Dr600_cs.c1023 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1085 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1087 track->vgt_strmout_bo_mc[tmp] = reloc->gpu_offset; in r600_cs_check_reg()
1106 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1215 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1246 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1282 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1285 track->cb_color_bo_mc[tmp] = reloc->gpu_offset; in r600_cs_check_reg()
1296 ib[idx] += (u32)((reloc->gpu_offset >> 8) & 0xffffffff); in r600_cs_check_reg()
1298 track->db_bo_mc = reloc->gpu_offset; in r600_cs_check_reg()
[all …]
H A Dr200.c191 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
204 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
228 ib[idx] = tmp + ((u32)reloc->gpu_offset); in r200_packet0_check()
230 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
274 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
368 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r200_packet0_check()
H A Dr300.c669 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
682 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
711 ((idx_value & ~31) + (u32)reloc->gpu_offset); in r300_packet0_check()
720 tmp = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
1081 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
1126 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r300_packet0_check()
1191 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc->gpu_offset); in r300_packet3_check()
H A Dr100.c1290 tmp += (((u32)reloc->gpu_offset) >> 10); in r100_reloc_pitch_offset()
1341 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc->gpu_offset); in r100_packet3_load_vbpntr()
1353 ib[idx+2] = radeon_get_ib_value(p, idx + 2) + ((u32)reloc->gpu_offset); in r100_packet3_load_vbpntr()
1367 ib[idx+1] = radeon_get_ib_value(p, idx + 1) + ((u32)reloc->gpu_offset); in r100_packet3_load_vbpntr()
1608 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
1621 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
1642 ib[idx] = tmp + ((u32)reloc->gpu_offset); in r100_packet0_check()
1644 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
1662 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
1680 ib[idx] = idx_value + ((u32)reloc->gpu_offset); in r100_packet0_check()
[all …]
H A Dradeon_object.c591 lobj->gpu_offset = radeon_bo_gpu_offset(bo); in radeon_bo_list_validate()
596 lobj->gpu_offset = radeon_bo_gpu_offset(lobj->robj); in radeon_bo_list_validate()
H A Dradeon_cs.c874 (*cs_reloc)->gpu_offset = in radeon_cs_packet_next_reloc()
876 (*cs_reloc)->gpu_offset |= relocs_chunk->kdata[idx + 0]; in radeon_cs_packet_next_reloc()
H A Dradeon_ttm.c143 man->gpu_offset = rdev->mc.gtt_start; in radeon_init_mem_type()
165 man->gpu_offset = rdev->mc.vram_start; in radeon_init_mem_type()
H A Dradeon_vce.c489 start = reloc->gpu_offset; in radeon_vce_cs_reloc()
H A Dradeon_uvd.c592 start = reloc->gpu_offset; in radeon_uvd_cs_reloc()
H A Dradeon.h471 uint64_t gpu_offset; member
/dflybsd-src/sys/dev/drm/include/drm/ttm/
H A Dttm_bo_driver.h181 uint64_t gpu_offset; /* GPU address space is independent of CPU word size */ member
/dflybsd-src/sys/dev/drm/i915/
H A Di915_gem.c744 const char *gpu_vaddr, int gpu_offset, in __copy_to_user_swizzled() argument
750 int cacheline_end = ALIGN(gpu_offset + 1, 64); in __copy_to_user_swizzled()
751 int this_length = min(cacheline_end - gpu_offset, length); in __copy_to_user_swizzled()
752 int swizzled_gpu_offset = gpu_offset ^ 64; in __copy_to_user_swizzled()
761 gpu_offset += this_length; in __copy_to_user_swizzled()
769 __copy_from_user_swizzled(char *gpu_vaddr, int gpu_offset, in __copy_from_user_swizzled() argument
776 int cacheline_end = ALIGN(gpu_offset + 1, 64); in __copy_from_user_swizzled()
777 int this_length = min(cacheline_end - gpu_offset, length); in __copy_from_user_swizzled()
778 int swizzled_gpu_offset = gpu_offset ^ 64; in __copy_from_user_swizzled()
787 gpu_offset += this_length; in __copy_from_user_swizzled()
/dflybsd-src/sys/dev/drm/amd/amdgpu/
H A Damdgpu_ttm.c194 man->gpu_offset = adev->gmc.gart_start; in amdgpu_init_mem_type()
202 man->gpu_offset = adev->gmc.vram_start; in amdgpu_init_mem_type()
213 man->gpu_offset = 0; in amdgpu_init_mem_type()
353 addr += bo->bdev->man[mem->mem_type].gpu_offset; in amdgpu_mm_node_addr()
1136 bo->bdev->man[bo->mem.mem_type].gpu_offset; in amdgpu_ttm_alloc_gart()
H A Damdgpu_object.c913 u64 domain_start = bo->tbo.bdev->man[mem_type].gpu_offset; in amdgpu_bo_pin_restricted()
/dflybsd-src/sys/dev/drm/ttm/
H A Dttm_bo.c83 pr_err(" gpu_offset: 0x%08lX\n", man->gpu_offset); in ttm_mem_type_debug()
317 bdev->man[bo->mem.mem_type].gpu_offset; in ttm_bo_handle_move_mem()