Home
last modified time | relevance | path

Searched refs:opcode (Results 1 – 25 of 988) sorted by relevance

12345678910>>...40

/openbsd-src/gnu/usr.bin/binutils/include/opcode/
H A Dtic4x.h227 unsigned long opcode; member
309 #define A_CLASS_INSN(name, opcode, level) \ argument
310 { name, opcode|0x00000000, 0xffe00000, "Q;R", level }, \
311 { name, opcode|0x00200000, 0xffe00000, "@,R", level }, \
312 { name, opcode|0x00400000, 0xffe00000, "*,R", level }, \
313 { name, opcode|0x00600000, 0xffe00000, "S,R", level }
322 #define AB_CLASS_INSN(name, opcode, level) \ argument
323 { name, opcode|0x40000000, 0xf0600000, "Q;R", level }, \
324 { name, opcode|0x40200000, 0xf0600000, "@,R", level }, \
325 { name, opcode|0x40400000, 0xf0600000, "*,R", level }, \
[all …]
/openbsd-src/gnu/usr.bin/binutils-2.17/include/opcode/
H A Dtic4x.h227 unsigned long opcode; member
309 #define A_CLASS_INSN(name, opcode, level) \ argument
310 { name, opcode|0x00000000, 0xffe00000, "Q;R", level }, \
311 { name, opcode|0x00200000, 0xffe00000, "@,R", level }, \
312 { name, opcode|0x00400000, 0xffe00000, "*,R", level }, \
313 { name, opcode|0x00600000, 0xffe00000, "S,R", level }
322 #define AB_CLASS_INSN(name, opcode, level) \ argument
323 { name, opcode|0x40000000, 0xf0600000, "Q;R", level }, \
324 { name, opcode|0x40200000, 0xf0600000, "@,R", level }, \
325 { name, opcode|0x40400000, 0xf0600000, "*,R", level }, \
[all …]
/openbsd-src/gnu/llvm/lldb/source/Plugins/Instruction/ARM/
H A DEmulateInstructionARM.h146 bool ConditionPassed(const uint32_t opcode);
148 uint32_t CurrentCond(const uint32_t opcode);
302 const uint32_t opcode,
311 static ARMOpcode *GetARMOpcodeForInstruction(const uint32_t opcode,
314 static ARMOpcode *GetThumbOpcodeForInstruction(const uint32_t opcode,
318 bool EmulatePUSH(const uint32_t opcode, const ARMEncoding encoding);
321 bool EmulatePOP(const uint32_t opcode, const ARMEncoding encoding);
324 bool EmulateADDRdSPImm(const uint32_t opcode, const ARMEncoding encoding);
327 bool EmulateMOVRdSP(const uint32_t opcode, const ARMEncoding encoding);
330 bool EmulateMOVLowHigh(const uint32_t opcode, const ARMEncoding encoding);
[all …]
H A DEmulateInstructionARM.cpp891 bool EmulateInstructionARM::EmulatePUSH(const uint32_t opcode, in EmulatePUSH() argument
921 if (ConditionPassed(opcode)) { in EmulatePUSH()
930 registers = Bits32(opcode, 7, 0); in EmulatePUSH()
932 if (Bit32(opcode, 8)) in EmulatePUSH()
940 registers = Bits32(opcode, 15, 0) & ~0xa000; in EmulatePUSH()
946 Rt = Bits32(opcode, 15, 12); in EmulatePUSH()
953 registers = Bits32(opcode, 15, 0); in EmulatePUSH()
959 Rt = Bits32(opcode, 15, 12); in EmulatePUSH()
1014 bool EmulateInstructionARM::EmulatePOP(const uint32_t opcode, in EmulatePOP() argument
1037 if (ConditionPassed(opcode)) { in EmulatePOP()
[all …]
/openbsd-src/gnu/usr.bin/binutils-2.17/opcodes/
H A Ds390-dis.c37 const struct s390_opcode *opcode; in init_disasm() local
42 for (opcode = s390_opcodes; opcode < opcode_end; opcode++) in init_disasm()
44 opc_index[(int) opcode->opcode[0]] = opcode - s390_opcodes; in init_disasm()
45 while ((opcode < opcode_end) && in init_disasm()
46 (opcode[1].opcode[0] == opcode->opcode[0])) in init_disasm()
47 opcode++; in init_disasm()
110 const struct s390_opcode *opcode; in print_insn_s390() local
151 for (opcode = s390_opcodes + opc_index[(int) buffer[0]]; in print_insn_s390()
152 (opcode < opcode_end) && (buffer[0] == opcode->opcode[0]); in print_insn_s390()
153 opcode++) in print_insn_s390()
[all …]
H A Dtic54x-dis.c50 unsigned short opcode; in print_insn_tic54x() local
61 opcode = bfd_getl16 (opbuf); in print_insn_tic54x()
62 tm = tic54x_get_insn (info, memaddr, opcode, &size); in print_insn_tic54x()
71 if (!print_parallel_instruction (info, memaddr, opcode, tm, size)) in print_insn_tic54x()
76 if (!print_instruction (info, memaddr, opcode, in print_insn_tic54x()
108 if (tm->opcode == (memdata & tm->mask)) in tic54x_get_insn()
138 if (tm->opcode == (memdata & tm->mask)) in tic54x_get_insn()
168 print_instruction (info, memaddr, opcode, tm_name, tm_operands, size, ext) in print_instruction() argument
171 unsigned short opcode;
213 sprint_dual_address (info, operand[i], XMEM (opcode));
[all …]
H A Dalpha-dis.c64 const struct alpha_opcode *opcode, *opcode_end; local
72 opcode = alpha_opcodes;
73 opcode_end = opcode + alpha_num_opcodes;
77 opcode_index[op] = opcode;
78 while (opcode < opcode_end && op == AXP_OP (opcode->opcode))
79 ++opcode;
81 opcode_index[op] = opcode;
120 for (opcode = opcode_index[op]; opcode < opcode_end; ++opcode)
122 if ((insn ^ opcode->opcode) & opcode->mask)
125 if (!(opcode->flags & isa_mask))
[all …]
H A Di370-dis.c37 const struct i370_opcode *opcode; in print_insn_i370() local
58 for (opcode = i370_opcodes; opcode < opcode_end; opcode++) in print_insn_i370()
67 if (2 == opcode->len) in print_insn_i370()
72 masked.i[0] &= opcode->mask.i[0]; in print_insn_i370()
73 if (masked.i[0] != opcode->opcode.i[0]) in print_insn_i370()
76 if (6 == opcode->len) in print_insn_i370()
78 masked.i[1] &= opcode->mask.i[1]; in print_insn_i370()
79 if (masked.i[1] != opcode->opcode.i[1]) in print_insn_i370()
84 if (2 == opcode->len) in print_insn_i370()
94 for (opindex = opcode->operands; *opindex != 0; opindex++) in print_insn_i370()
[all …]
/openbsd-src/gnu/usr.bin/binutils/opcodes/
H A Ds390-dis.c42 const struct s390_opcode *opcode; local
47 for (opcode = s390_opcodes; opcode < opcode_end; opcode++)
49 opc_index[(int) opcode->opcode[0]] = opcode - s390_opcodes;
50 while ((opcode < opcode_end) &&
51 (opcode[1].opcode[0] == opcode->opcode[0]))
52 opcode++;
119 const struct s390_opcode *opcode; local
160 for (opcode = s390_opcodes + opc_index[(int) buffer[0]];
161 (opcode < opcode_end) && (buffer[0] == opcode->opcode[0]);
162 opcode++)
[all …]
H A Dtic54x-dis.c50 unsigned short opcode; in print_insn_tic54x() local
61 opcode = bfd_getl16 (opbuf); in print_insn_tic54x()
62 tm = tic54x_get_insn (info, memaddr, opcode, &size); in print_insn_tic54x()
71 if (!print_parallel_instruction (info, memaddr, opcode, tm, size)) in print_insn_tic54x()
76 if (!print_instruction (info, memaddr, opcode, in print_insn_tic54x()
108 if (tm->opcode == (memdata & tm->mask)) in tic54x_get_insn()
138 if (tm->opcode == (memdata & tm->mask)) in tic54x_get_insn()
168 print_instruction (info, memaddr, opcode, tm_name, tm_operands, size, ext) in print_instruction() argument
171 unsigned short opcode;
213 sprint_dual_address (info, operand[i], XMEM (opcode));
[all …]
H A Dalpha-dis.c63 const struct alpha_opcode *opcode, *opcode_end; local
71 opcode = alpha_opcodes;
72 opcode_end = opcode + alpha_num_opcodes;
76 opcode_index[op] = opcode;
77 while (opcode < opcode_end && op == AXP_OP (opcode->opcode))
78 ++opcode;
80 opcode_index[op] = opcode;
119 for (opcode = opcode_index[op]; opcode < opcode_end; ++opcode)
121 if ((insn ^ opcode->opcode) & opcode->mask)
124 if (!(opcode->flags & isa_mask))
[all …]
H A Di370-dis.c37 const struct i370_opcode *opcode; in print_insn_i370() local
58 for (opcode = i370_opcodes; opcode < opcode_end; opcode++) in print_insn_i370()
67 if (2 == opcode->len) in print_insn_i370()
72 masked.i[0] &= opcode->mask.i[0]; in print_insn_i370()
73 if (masked.i[0] != opcode->opcode.i[0]) continue; in print_insn_i370()
75 if (6 == opcode->len) in print_insn_i370()
77 masked.i[1] &= opcode->mask.i[1]; in print_insn_i370()
78 if (masked.i[1] != opcode->opcode.i[1]) continue; in print_insn_i370()
82 if (2 == opcode->len) in print_insn_i370()
92 for (opindex = opcode->operands; *opindex != 0; opindex++) in print_insn_i370()
[all …]
H A Da29k-dis.c96 is_delayed_branch (opcode) in is_delayed_branch() argument
97 int opcode; in is_delayed_branch()
99 return (opcode == 0xa8 || opcode == 0xa9 || opcode == 0xa0 || opcode == 0xa1
100 || opcode == 0xa4 || opcode == 0xa5
101 || opcode == 0xb4 || opcode == 0xb5
102 || opcode == 0xc4 || opcode == 0xc0
103 || opcode == 0xac || opcode == 0xad
104 || opcode == 0xcc);
156 struct a29k_opcode const * opcode; local
179 for (opcode = &a29k_opcodes[0];
[all …]
H A Ddlx-dis.c59 dlx_get_opcode (opcode) in dlx_get_opcode() argument
60 unsigned long opcode; in dlx_get_opcode()
62 return (unsigned char) ((opcode >> 26) & 0x3F);
66 dlx_get_rs1 (opcode) in dlx_get_rs1() argument
67 unsigned long opcode; in dlx_get_rs1()
69 return (unsigned char) ((opcode >> 21) & 0x1F);
73 dlx_get_rs2 (opcode) in dlx_get_rs2() argument
74 unsigned long opcode; in dlx_get_rs2()
76 return (unsigned char) ((opcode >> 16) & 0x1F);
80 dlx_get_rdR (opcode) in dlx_get_rdR() argument
[all …]
/openbsd-src/gnu/usr.bin/binutils-2.17/gas/config/
H A Dtc-mn10200.c380 int opcode = fragP->fr_literal[offset] & 0xff; in md_convert_frag() local
382 switch (opcode) in md_convert_frag()
385 opcode = 0xe9; in md_convert_frag()
388 opcode = 0xe8; in md_convert_frag()
391 opcode = 0xe2; in md_convert_frag()
394 opcode = 0xe0; in md_convert_frag()
397 opcode = 0xe1; in md_convert_frag()
400 opcode = 0xe3; in md_convert_frag()
403 opcode = 0xe6; in md_convert_frag()
406 opcode = 0xe4; in md_convert_frag()
[all …]
H A Dtc-tic30.c247 unsigned opcode; member
261 template *opcode; variable
266 unsigned opcode; /* Final opcode. */ member
329 char *opcode, *operands, *line; in tic30_find_parallel_insn() local
335 opcode = &first_opcode[0]; in tic30_find_parallel_insn()
341 opcode = &second_opcode[0]; in tic30_find_parallel_insn()
355 opcode[char_ptr++] = TOLOWER (c); in tic30_find_parallel_insn()
359 opcode[char_ptr++] = TOLOWER (c); in tic30_find_parallel_insn()
362 opcode[char_ptr] = '\0'; in tic30_find_parallel_insn()
584 current_op->reg.opcode = regop->opcode; in tic30_operand()
[all …]
H A Dtc-mn10300.c776 int opcode = fragP->fr_literal[offset] & 0xff; local
778 switch (opcode)
781 opcode = 0xc9;
784 opcode = 0xc8;
787 opcode = 0xc2;
790 opcode = 0xc0;
793 opcode = 0xc1;
796 opcode = 0xc3;
799 opcode = 0xc6;
802 opcode = 0xc4;
[all …]
/openbsd-src/gnu/usr.bin/binutils/gas/config/
H A Dtc-mn10200.c400 int opcode = fragP->fr_literal[offset] & 0xff; local
402 switch (opcode)
405 opcode = 0xe9;
408 opcode = 0xe8;
411 opcode = 0xe2;
414 opcode = 0xe0;
417 opcode = 0xe1;
420 opcode = 0xe3;
423 opcode = 0xe6;
426 opcode = 0xe4;
[all …]
H A Dtc-tic30.c223 unsigned opcode; member
240 template *opcode; variable
244 unsigned opcode; /* Final opcode */ member
258 template *opcode; local
300 opcode = (template *) hash_find (op_hash, token_start);
301 if (opcode)
303 debug ("Found instruction %s\n", opcode->name);
304 insn.tm = opcode;
491 insn.opcode = insn.tm->base_opcode;
494 insn.opcode |= (insn.operand_type[0]->indirect.ARnum);
[all …]
H A Dtc-mn10300.c771 int opcode = fragP->fr_literal[offset] & 0xff; local
773 switch (opcode)
776 opcode = 0xc9;
779 opcode = 0xc8;
782 opcode = 0xc2;
785 opcode = 0xc0;
788 opcode = 0xc1;
791 opcode = 0xc3;
794 opcode = 0xc6;
797 opcode = 0xc4;
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/MSP430/
H A DMSP430InstrFormats.td46 class IForm<bits<4> opcode, DestMode ad, bit bw, SourceMode as, int size,
54 let Inst{15-12} = opcode;
63 class IForm8<bits<4> opcode, DestMode dest, SourceMode src, int size,
65 : IForm<opcode, dest, 1, src, size, outs, ins, asmstr, pattern>;
67 class I8rr<bits<4> opcode,
69 : IForm8<opcode, DstReg, SrcReg, 2, outs, ins, asmstr, pattern> {
73 class I8ri<bits<4> opcode,
75 : IForm8<opcode, DstReg, SrcImm, 4, outs, ins, asmstr, pattern> {
82 class I8rc<bits<4> opcode,
91 let Inst{15-12} = opcode;
[all …]
/openbsd-src/lib/libcrypto/perlasm/
H A Dx86_64-xlate.pl103 { package opcode; # pick up opcodes package
227 die if (opcode->mnemonic() ne "mov");
228 opcode->mnemonic("lea");
274 $sz="q" if ($self->{asterisk} || opcode->mnemonic() eq "movq");
275 $sz="l" if (opcode->mnemonic() eq "movd");
415 if ($nasm && opcode->mnemonic()=~m/^j/) {
428 my %opcode = # lea 2f-1f(%rip),%dst; 1: nop; 2:
447 $line=sprintf "0x%x,0x90000000",$opcode{$1};
665 local *opcode=shift;
670 push @opcode,($rex|0x40) if ($rex);
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCInstrFormats.td13 class I<bits<6> opcode, dag OOL, dag IOL, string asmstr, InstrItinClass itin>
22 let Inst{0-5} = opcode;
124 class IXFormMemOp<bits<6> opcode, dag OOL, dag IOL, string asmstr,
126 :I<opcode, OOL, IOL, asmstr, itin>, XFormMemOp;
129 class IForm<bits<6> opcode, bit aa, bit lk, dag OOL, dag IOL, string asmstr,
131 : I<opcode, OOL, IOL, asmstr, itin> {
141 class BForm<bits<6> opcode, bit aa, bit lk, dag OOL, dag IOL, string asmstr>
142 : I<opcode, OOL, IOL, asmstr, IIC_BrB> {
158 class BForm_1<bits<6> opcode, bits<5> bo, bit aa, bit lk, dag OOL, dag IOL,
160 : BForm<opcode, aa, lk, OOL, IOL, asmstr> {
[all …]
/openbsd-src/sys/arch/alpha/alpha/
H A Ddb_disasm.c86 opcode : 6; member
105 opcode : 6; member
119 opcode : 6; member
842 const char *opcode; in alpha_print_instruction() local
851 opcode = op_name[i.mem_format.opcode]; in alpha_print_instruction()
857 switch (i.mem_format.opcode) { in alpha_print_instruction()
860 db_printf("%s %s", opcode, pal_opname(i.pal_format.function)); in alpha_print_instruction()
882 opcode = arit_name(i.operate_lit_format.function); in alpha_print_instruction()
886 opcode = logical_name(i.operate_lit_format.function); in alpha_print_instruction()
890 opcode = bitop_name(i.operate_lit_format.function); in alpha_print_instruction()
[all …]
/openbsd-src/gnu/llvm/lldb/source/Plugins/Process/Utility/
H A DARMUtils.h54 static inline uint32_t DecodeImmShiftThumb(const uint32_t opcode, in DecodeImmShiftThumb() argument
56 return DecodeImmShift(Bits32(opcode, 5, 4), in DecodeImmShiftThumb()
57 Bits32(opcode, 14, 12) << 2 | Bits32(opcode, 7, 6), in DecodeImmShiftThumb()
63 static inline uint32_t DecodeImmShiftARM(const uint32_t opcode, in DecodeImmShiftARM() argument
65 return DecodeImmShift(Bits32(opcode, 6, 5), Bits32(opcode, 11, 7), shift_t); in DecodeImmShiftARM()
280 static inline uint32_t ARMExpandImm_C(uint32_t opcode, uint32_t carry_in, in ARMExpandImm_C() argument
283 uint32_t imm = bits(opcode, 7, 0); // immediate value in ARMExpandImm_C()
284 uint32_t amt = 2 * bits(opcode, 11, 8); // rotate amount in ARMExpandImm_C()
295 static inline uint32_t ARMExpandImm(uint32_t opcode) { in ARMExpandImm() argument
300 return ARMExpandImm_C(opcode, carry_in, carry_out); in ARMExpandImm()
[all …]

12345678910>>...40