| /openbsd-src/gnu/llvm/lld/MachO/Arch/ |
| H A D | ARM64.cpp | 335 uint64_t offset1, uint64_t offset2) { in applyAdrpAdd() argument 336 uint32_t ins1 = read32le(buf + offset1); in applyAdrpAdd() 345 uint64_t addr1 = isec->getVA() + offset1; in applyAdrpAdd() 351 writeAdr(buf + offset1, add.destRegister, delta); in applyAdrpAdd() 364 uint64_t offset1, uint64_t offset2) { in applyAdrpAdrp() argument 365 uint32_t ins1 = read32le(buf + offset1); in applyAdrpAdrp() 373 uint64_t page1 = pageBits(offset1 + isec->getVA()) + adrp1.addend; in applyAdrpAdrp() 391 uint64_t offset1, uint64_t offset2) { in applyAdrpLdr() argument 392 uint32_t ins1 = read32le(buf + offset1); in applyAdrpLdr() 401 uint64_t addr1 = isec->getVA() + offset1; in applyAdrpLdr() [all …]
|
| /openbsd-src/gnu/llvm/compiler-rt/lib/asan/ |
| H A D | asan_interceptors_memintrinsics.h | 127 static inline bool RangesOverlap(const char *offset1, uptr length1, in DECLARE_REAL() 129 return !((offset1 + length1 <= offset2) || (offset2 + length2 <= offset1)); in DECLARE_REAL() 133 const char *offset1 = (const char *)_offset1; \ in DECLARE_REAL() 135 if (UNLIKELY(RangesOverlap(offset1, length1, offset2, length2))) { \ in DECLARE_REAL() 142 ReportStringFunctionMemoryRangesOverlap(name, offset1, length1, \ in DECLARE_REAL()
|
| H A D | asan_report.h | 78 const char *offset1, uptr length1,
|
| H A D | asan_report.cpp | 330 const char *offset1, uptr length1, in ReportStringFunctionMemoryRangesOverlap() argument 335 GetCurrentTidOrInvalid(), stack, (uptr)offset1, length1, (uptr)offset2, in ReportStringFunctionMemoryRangesOverlap()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | DSInstructions.td | 85 bits<8> offset1; 89 let offset1 = !if(ps.has_offset, offset{15-8}, ?); 162 offset0:$offset0, offset1:$offset1, gds:$gds), 163 " $addr, $data0, $data1$offset0$offset1$gds"> { 261 (ins VGPR_32:$addr, src_op:$data0, src_op:$data1, offset0:$offset0, offset1:$offset1, gds:$gds), 262 " $vdst, $addr, $data0, $data1$offset0$offset1$gds"> { 322 (ins VGPR_32:$addr, offset0:$offset0, offset1:$offset1, gds:$gds), 323 " $vdst, $addr$offset0$offset1$gds"> { 856 (vt:$value (frag (DS64Bit4ByteAligned i32:$ptr, i8:$offset0, i8:$offset1))), 857 (inst $ptr, $offset0, $offset1, (i1 0)) [all …]
|
| /openbsd-src/gnu/usr.bin/binutils/gdb/ |
| H A D | go32-nat.c | 1282 unsigned short offset1 __attribute__((packed)); member 1413 gate.selector, gate.offset1, gate.offset0); in display_descriptor() 1425 gate.selector, gate.offset1, gate.offset0); in display_descriptor() 1437 gate.selector, gate.offset1, gate.offset0); in display_descriptor() 1445 gate.selector, gate.offset1, gate.offset0); in display_descriptor()
|
| /openbsd-src/sys/arch/arm/include/ |
| H A D | bus.h | 538 bus_size_t offset1, bus_space_handle_t bsh2, \ 543 bus_size_t offset1, bus_space_handle_t bsh2, \ 548 bus_size_t offset1, bus_space_handle_t bsh2, \ 553 bus_size_t offset1, bus_space_handle_t bsh2, \
|
| /openbsd-src/gnu/gcc/gcc/config/m32c/ |
| H A D | m32c.c | 2802 int flag = 0, okflag = 0, offset1 = 0, offset2 = 0, offsetsign = 0; in m32c_immd_dbl_mov() local 2865 offset1 = XINT (XEXP (XEXP (operands[0], 0), 1), 0); in m32c_immd_dbl_mov() 2867 offsetsign = offset1 >> ((sizeof (offset1) * 8) -1); in m32c_immd_dbl_mov() 2868 if (((offset2-offset1) == 2) && offsetsign != 0) in m32c_immd_dbl_mov()
|
| /openbsd-src/gnu/llvm/llvm/docs/ |
| H A D | AMDGPUModifierSyntax.rst | 55 offset1 subsection 65 offset1:{0..0xFF} Specifies an unsigned 8-bit offset as a positive 74 offset1:0xff 75 offset1:2-x 76 offset1:-x-y
|
| /openbsd-src/gnu/gcc/gcc/config/h8300/ |
| H A D | h8300.c | 5486 HOST_WIDE_INT offset1, offset2; in byte_accesses_mergeable_p() local 5492 offset1 = 0; in byte_accesses_mergeable_p() 5499 offset1 = INTVAL (XEXP (addr1, 1)); in byte_accesses_mergeable_p() 5521 && offset1 % 2 == 0 in byte_accesses_mergeable_p() 5522 && offset1 + 1 == offset2) in byte_accesses_mergeable_p()
|
| /openbsd-src/gnu/llvm/llvm/docs/AMDGPU/ |
| H A D | AMDGPUAsmGFX7.rst | 130 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 131 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 132 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 133 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 154 …7_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 155 …7_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 156 …7_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 157 …7_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 166 …7_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 167 …7_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… [all …]
|
| H A D | AMDGPUAsmGFX8.rst | 135 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 136 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 137 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 138 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 161 …8_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 162 …8_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 163 …8_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 164 …8_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 173 …8_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 174 …8_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… [all …]
|
| H A D | AMDGPUAsmGFX11.rst | 81 …4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 82 …4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 83 …4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 84 …4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 135 …4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 136 …4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 137 …4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 138 …4>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 158 …id_gfx11_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 159 …id_gfx11_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… [all …]
|
| H A D | AMDGPUAsmGFX9.rst | 135 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 136 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 137 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 138 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 168 …9_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 169 …9_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 170 …9_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 171 …9_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 183 …9_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 184 …9_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… [all …]
|
| H A D | AMDGPUAsmGFX90a.rst | 113 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 114 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 115 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 116 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 142 …a_vdata1_be4895>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 143 …a_vdata1_9ad749>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 144 …a_vdata1_be4895>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 145 …a_vdata1_9ad749>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 155 …a_vdata1_be4895>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 156 …a_vdata1_9ad749>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… [all …]
|
| H A D | AMDGPUAsmGFX1030.rst | 330 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 331 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 332 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 333 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 359 …0_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 360 …0_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 361 …0_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 362 …0_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 372 …0_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 373 …0_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… [all …]
|
| H A D | AMDGPUAsmGFX10.rst | 349 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 350 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 351 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 352 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 382 …0_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 383 …0_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 384 …0_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 385 …0_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 397 …0_vdata1_6802ce>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 398 …0_vdata1_fd235e>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… [all …]
|
| H A D | AMDGPUAsmGFX940.rst | 117 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 118 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 119 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 120 … :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 146 …0_vdata1_be4895>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 147 …0_vdata1_9ad749>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 148 …0_vdata1_be4895>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 149 …0_vdata1_9ad749>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 159 …0_vdata1_be4895>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… 160 …0_vdata1_9ad749>` :ref:`offset0<amdgpu_synid_ds_offset80>` :ref:`offset1<amdgpu_synid_ds_o… [all …]
|
| /openbsd-src/gnu/usr.bin/gcc/gcc/config/d30v/ |
| H A D | d30v.c | 2754 int offset1 = 0; local 2759 offset1 = subreg_regno_offset (REGNO (SUBREG_REG (x1)), 2769 fputs (reg_names[REGNO (x1) + offset1], stream);
|
| /openbsd-src/gnu/usr.bin/gcc/gcc/config/sparc/ |
| H A D | sparc.c | 6347 int offset1; local 6372 offset1 = INTVAL (XEXP (addr1, 1)); 6381 offset1 = 0; 6400 if (offset1 % 8 != 0) 6404 if (INTVAL (XEXP (addr2, 1)) != offset1 + 4)
|
| /openbsd-src/sys/dev/pci/drm/amd/amdkfd/ |
| H A D | cwsr_trap_handler_gfx9.asm | 560 ds_read2_b32 v[0:1], v2 offset0:0 offset1:0x40
|
| /openbsd-src/gnu/gcc/gcc/config/sparc/ |
| H A D | sparc.c | 6567 HOST_WIDE_INT offset1; in mems_ok_for_ldd_peep() local 6592 offset1 = INTVAL (XEXP (addr1, 1)); in mems_ok_for_ldd_peep() 6601 offset1 = 0; in mems_ok_for_ldd_peep() 6620 if (offset1 % 8 != 0) in mems_ok_for_ldd_peep() 6624 if (INTVAL (XEXP (addr2, 1)) != offset1 + 4) in mems_ok_for_ldd_peep()
|
| /openbsd-src/gnu/gcc/gcc/ |
| H A D | expr.c | 3911 unsigned HOST_WIDE_INT offset1; in optimize_bitfield_assignment_op() local 3921 offset1 = bitpos; in optimize_bitfield_assignment_op() 3923 offset1 = (offset1 - bitpos) / BITS_PER_UNIT; in optimize_bitfield_assignment_op() 3924 str_rtx = adjust_address (str_rtx, str_mode, offset1); in optimize_bitfield_assignment_op()
|
| H A D | fold-const.c | 8029 tree base0, offset0, base1, offset1; in fold_comparison() local 8032 && extract_array_ref (arg1, &base1, &offset1) in fold_comparison() 8047 if (offset1 == NULL_TREE) in fold_comparison() 8048 offset1 = build_int_cst (signed_size_type_node, 0); in fold_comparison() 8050 offset1 = fold_convert (signed_size_type_node, offset1); in fold_comparison() 8052 return fold_build2 (code, type, offset0, offset1); in fold_comparison()
|
| /openbsd-src/gnu/usr.bin/gcc/gcc/ |
| H A D | expr.c | 3297 HOST_WIDE_INT offset1, offset2; local 3317 offset1 = 0; 3320 offset1 = -PUSH_ROUNDING (GET_MODE_SIZE (GET_MODE (x))); 3328 GEN_INT (offset1))),
|