| /openbsd-src/sys/dev/pci/drm/i915/display/ |
| H A D | intel_display_power_well.c | 63 bool (*is_enabled)(struct drm_i915_private *i915, member
117 power_well->desc->ops->is_enabled(i915, power_well); in intel_power_well_sync_hw()
141 return power_well->desc->ops->is_enabled(i915, power_well); in intel_power_well_is_enabled()
1850 .is_enabled = i9xx_always_on_power_well_enabled,
1857 .is_enabled = chv_pipe_power_well_enabled,
1864 .is_enabled = vlv_power_well_enabled,
1871 .is_enabled = i830_pipes_power_well_enabled,
1886 .is_enabled = hsw_power_well_enabled,
1893 .is_enabled = gen9_dc_off_power_well_enabled,
1900 .is_enabled = bxt_dpio_cmn_power_well_enabled,
[all …]
|
| H A D | intel_display_power.c | 219 bool is_enabled; in __intel_display_power_is_enabled() local
224 is_enabled = true; in __intel_display_power_is_enabled()
231 is_enabled = false; in __intel_display_power_is_enabled()
236 return is_enabled; in __intel_display_power_is_enabled()
560 bool is_enabled; in intel_display_power_get_if_enabled() local
570 is_enabled = true; in intel_display_power_get_if_enabled()
572 is_enabled = false; in intel_display_power_get_if_enabled()
577 if (!is_enabled) { in intel_display_power_get_if_enabled()
|
| H A D | intel_pps.c | 1093 bool is_enabled; in intel_pps_backlight_power() local
1095 is_enabled = false; in intel_pps_backlight_power()
1097 is_enabled = ilk_get_pp_control(intel_dp) & EDP_BLC_ENABLE; in intel_pps_backlight_power()
1098 if (is_enabled == enable) in intel_pps_backlight_power()
|
| H A D | intel_display_debugfs.c | 739 bool is_enabled; in intel_lpsp_power_well_enabled() local
742 is_enabled = intel_display_power_well_is_enabled(i915, in intel_lpsp_power_well_enabled()
746 return is_enabled; in intel_lpsp_power_well_enabled()
|
| /openbsd-src/sys/dev/pci/drm/amd/amdgpu/ |
| H A D | amdgpu_vcn.h | 305 uint8_t is_enabled;
310 uint8_t is_enabled;
317 uint8_t is_enabled;
304 uint8_t is_enabled; global() member
309 uint8_t is_enabled; global() member
316 uint8_t is_enabled; global() member
|
| H A D | vcn_v4_0_3.c | 86 fw_shared->sq.is_enabled = 1;
187 fw_shared->sq.is_enabled = cpu_to_le32(false); in vcn_v4_0_3_sw_fini()
258 if (!fw_shared->sq.is_enabled) in vcn_v4_0_3_hw_init()
|
| H A D | vcn_v4_0.c | 166 fw_shared->sq.is_enabled = 1; in vcn_v4_0_sw_init()
222 fw_shared->sq.is_enabled = 0; in vcn_v4_0_sw_fini()
|
| H A D | vcn_v3_0.c | 228 fw_shared->sw_ring.is_enabled = cpu_to_le32(DEC_SW_RING_ENABLED); in vcn_v3_0_sw_init()
270 fw_shared->sw_ring.is_enabled = false; in vcn_v3_0_sw_fini()
|
| H A D | amdgpu_vcn.c | 1158 fw_log->is_enabled = 1; in amdgpu_vcn_fwlog_init()
|
| /openbsd-src/sys/dev/pci/drm/amd/display/dc/dce110/ |
| H A D | dce110_compressor.c | 208 compressor->is_enabled = true; in dce110_compressor_enable_fbc()
253 compressor->is_enabled = false; in dce110_compressor_disable_fbc()
467 compressor->base.is_enabled = false; in dce110_compressor_construct()
|
| /openbsd-src/sys/dev/pci/drm/amd/display/dc/inc/ |
| H A D | compressor.h | 82 bool is_enabled; member
|
| /openbsd-src/sys/dev/pci/drm/amd/display/dc/dce112/ |
| H A D | dce112_compressor.c | 400 compressor->is_enabled = true; in dce112_compressor_enable_fbc()
428 compressor->is_enabled = false; in dce112_compressor_disable_fbc()
820 compressor->base.is_enabled = false; in dce112_compressor_construct()
|
| /openbsd-src/sys/dev/pci/drm/amd/display/dc/inc/hw/ |
| H A D | dwb.h | 188 bool (*is_enabled)( member
|
| H A D | dpp.h | 139 uint32_t is_enabled; member
|
| /openbsd-src/sys/dev/pci/drm/amd/display/dc/dcn30/ |
| H A D | dcn30_dwb.c | 228 .is_enabled = dwb3_is_enabled,
|
| H A D | dcn30_hwseq.c | 419 if (dwb->funcs->is_enabled(dwb)) { in dcn30_program_all_writeback_pipes_in_tree()
|
| H A D | dcn30_dpp.c | 49 DPP_CLOCK_ENABLE, &s->is_enabled); in dpp30_read_state()
|
| /openbsd-src/sys/dev/pci/drm/amd/display/dc/dcn20/ |
| H A D | dcn20_dwb.c | 309 .is_enabled = dwb2_is_enabled,
|
| H A D | dcn20_dpp.c | 57 DPP_CLOCK_ENABLE, &s->is_enabled); in dpp20_read_state()
|
| /openbsd-src/sys/dev/pci/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_dpp.c | 100 DPP_CLOCK_ENABLE, &s->is_enabled); in dpp_read_state()
|
| H A D | dcn10_hw_sequencer_debug.c | 348 if (s.is_enabled) { in dcn10_get_cm_states()
|
| H A D | dcn10_hw_sequencer.c | 304 if (!s.is_enabled) in dcn10_log_hw_state()
|
| /openbsd-src/gnu/usr.bin/perl/cpan/Win32/ |
| H A D | Win32.xs | 1636 BOOL is_enabled = !!(priv->Attributes & SE_PRIVILEGE_ENABLED); local
1660 hv_store(priv_hv, priv_name, ret_len, newSViv(is_enabled), 0);
|
| /openbsd-src/sys/dev/pci/drm/radeon/ |
| H A D | evergreen.c | 2577 bool is_enabled = false; in evergreen_is_dp_sst_stream_enabled() local
2611 is_enabled = true; in evergreen_is_dp_sst_stream_enabled()
2619 return is_enabled; in evergreen_is_dp_sst_stream_enabled()
|