Home
last modified time | relevance | path

Searched refs:isSubClassOf (Results 1 – 25 of 40) sorted by relevance

12

/openbsd-src/gnu/llvm/llvm/utils/TableGen/
H A DPredicateExpander.cpp64 assert(Reg->isSubClassOf("Register") && "Expected a register Record!"); in expandCheckRegOperand()
283 if (Rec->isSubClassOf("MCOpcodeSwitchStatement")) { in expandStatement()
289 if (Rec->isSubClassOf("MCReturnStatement")) { in expandStatement()
299 if (Rec->isSubClassOf("MCTrue")) { in expandPredicate()
305 if (Rec->isSubClassOf("MCFalse")) { in expandPredicate()
311 if (Rec->isSubClassOf("CheckNot")) { in expandPredicate()
318 if (Rec->isSubClassOf("CheckIsRegOperand")) in expandPredicate()
321 if (Rec->isSubClassOf("CheckIsImmOperand")) in expandPredicate()
324 if (Rec->isSubClassOf("CheckRegOperand")) in expandPredicate()
329 if (Rec->isSubClassOf("CheckRegOperandSimple")) in expandPredicate()
[all …]
H A DCallingConvEmitter.cpp124 if (Action->isSubClassOf("CCPredicateAction")) { in EmitAction()
127 if (Action->isSubClassOf("CCIfType")) { in EmitAction()
135 } else if (Action->isSubClassOf("CCIf")) { in EmitAction()
146 if (Action->isSubClassOf("CCDelegateTo")) { in EmitAction()
152 } else if (Action->isSubClassOf("CCAssignToReg") || in EmitAction()
153 Action->isSubClassOf("CCAssignToRegAndStack")) { in EmitAction()
182 if (Action->isSubClassOf("CCAssignToRegAndStack")) { in EmitAction()
206 } else if (Action->isSubClassOf("CCAssignToRegWithShadow")) { in EmitAction()
246 } else if (Action->isSubClassOf("CCAssignToStack")) { in EmitAction()
271 } else if (Action->isSubClassOf("CCAssignToStackWithShadow")) { in EmitAction()
[all …]
H A DCodeGenInstruction.cpp86 if (Rec->isSubClassOf("RegisterOperand")) { in CGIOperandList()
91 } else if (Rec->isSubClassOf("Operand")) { in CGIOperandList()
111 if (Rec->isSubClassOf("PredicateOp")) in CGIOperandList()
113 else if (Rec->isSubClassOf("OptionalDefOperand")) in CGIOperandList()
120 } else if (Rec->isSubClassOf("RegisterClass")) { in CGIOperandList()
122 } else if (!Rec->isSubClassOf("PointerLikeRegClass") && in CGIOperandList()
123 !Rec->isSubClassOf("unknown_class")) { in CGIOperandList()
526 assert(FirstImplicitDef->isSubClassOf("Register")); in HasOneImplicitDefWithKnownVT()
592 return Constraint->getDef()->isSubClassOf("TypedOperand") && in isOperandImpl()
625 if (InstOpRec->isSubClassOf("RegisterOperand")) in tryAliasOpMatch()
[all …]
H A DDAGISelMatcherGen.cpp235 if (LeafRec->isSubClassOf("ValueType")) { in EmitLeafMatchCode()
244 LeafRec->isSubClassOf("RegisterClass") || in EmitLeafMatchCode()
245 LeafRec->isSubClassOf("RegisterOperand") || in EmitLeafMatchCode()
246 LeafRec->isSubClassOf("PointerLikeRegClass") || in EmitLeafMatchCode()
247 LeafRec->isSubClassOf("SubRegIndex") || in EmitLeafMatchCode()
254 if (LeafRec->isSubClassOf("Register")) { in EmitLeafMatchCode()
261 if (LeafRec->isSubClassOf("CondCode")) in EmitLeafMatchCode()
264 if (LeafRec->isSubClassOf("ComplexPattern")) { in EmitLeafMatchCode()
315 if (N->getOperator()->isSubClassOf("ComplexPattern")) { in EmitOperatorMatchCode()
685 if (Def->isSubClassOf("Register")) { in EmitResultLeafAsOperand()
[all …]
H A DInfoByHwMode.cpp41 if (R->isSubClassOf("PtrValueType")) in ValueTypeByHwMode()
108 if (!Rec->isSubClassOf("ValueType")) in getValueTypeByHwMode()
111 assert(Rec->isSubClassOf("ValueType") && in getValueTypeByHwMode()
113 if (Rec->isSubClassOf("HwModeSelect")) in getValueTypeByHwMode()
129 bool RegSizeInfo::isSubClassOf(const RegSizeInfo &I) const { in isSubClassOf() function in RegSizeInfo
160 bool RegSizeInfoByHwMode::isSubClassOf(const RegSizeInfoByHwMode &I) const { in isSubClassOf() function in RegSizeInfoByHwMode
162 return get(M0).isSubClassOf(I.get(M0)); in isSubClassOf()
191 assert(P.second && P.second->isSubClassOf("InstructionEncoding") && in EncodingInfoByHwMode()
H A DCodeGenTarget.cpp738 assert(TyEl->isSubClassOf("LLVMType") && "Expected a type!"); in CodeGenIntrinsic()
740 if (TyEl->isSubClassOf("LLVMMatchType")) in CodeGenIntrinsic()
755 assert(TyEl->isSubClassOf("LLVMType") && "Expected a type!"); in CodeGenIntrinsic()
757 if (TyEl->isSubClassOf("LLVMMatchType")) { in CodeGenIntrinsic()
765 assert(((!TyEl->isSubClassOf("LLVMExtendedType") && in CodeGenIntrinsic()
766 !TyEl->isSubClassOf("LLVMTruncatedType")) || in CodeGenIntrinsic()
786 assert(TyEl->isSubClassOf("LLVMType") && "Expected a type!"); in CodeGenIntrinsic()
788 if (TyEl->isSubClassOf("LLVMMatchType")) { in CodeGenIntrinsic()
801 assert(((!TyEl->isSubClassOf("LLVMExtendedType") && in CodeGenIntrinsic()
802 !TyEl->isSubClassOf("LLVMTruncatedType")) || in CodeGenIntrinsic()
[all …]
H A DCodeGenDAGPatterns.cpp1504 if (!Def->isSubClassOf("Predicate")) { in getPredicateRecords()
1552 if (R->isSubClassOf("SDTCisVT")) { in SDTypeConstraint()
1558 } else if (R->isSubClassOf("SDTCisPtrTy")) { in SDTypeConstraint()
1560 } else if (R->isSubClassOf("SDTCisInt")) { in SDTypeConstraint()
1562 } else if (R->isSubClassOf("SDTCisFP")) { in SDTypeConstraint()
1564 } else if (R->isSubClassOf("SDTCisVec")) { in SDTypeConstraint()
1566 } else if (R->isSubClassOf("SDTCisSameAs")) { in SDTypeConstraint()
1569 } else if (R->isSubClassOf("SDTCisVTSmallerThanOp")) { in SDTypeConstraint()
1573 } else if (R->isSubClassOf("SDTCisOpSmallerThanOp")) { in SDTypeConstraint()
1577 } else if (R->isSubClassOf("SDTCisEltOfVec")) { in SDTypeConstraint()
[all …]
H A DIntrinsicEmitter.cpp312 if (R->isSubClassOf("LLVMMatchType")) { in EncodeFixedType()
315 if (R->isSubClassOf("LLVMExtendedType")) in EncodeFixedType()
317 else if (R->isSubClassOf("LLVMTruncatedType")) in EncodeFixedType()
319 else if (R->isSubClassOf("LLVMHalfElementsVectorType")) in EncodeFixedType()
321 else if (R->isSubClassOf("LLVMScalarOrSameVectorWidth")) { in EncodeFixedType()
328 else if (R->isSubClassOf("LLVMPointerTo")) in EncodeFixedType()
330 else if (R->isSubClassOf("LLVMVectorOfAnyPointersToElt")) { in EncodeFixedType()
337 } else if (R->isSubClassOf("LLVMAnyPointerToElt")) { in EncodeFixedType()
344 } else if (R->isSubClassOf("LLVMPointerToElt")) in EncodeFixedType()
346 else if (R->isSubClassOf("LLVMVectorElementType")) in EncodeFixedType()
[all …]
H A DCompressInstEmitter.cpp151 assert(Reg->isSubClassOf("Register") && "Reg record should be a Register"); in validateRegister()
152 assert(RegClass->isSubClassOf("RegisterClass") && in validateRegister()
169 if (DagOpType->isSubClassOf("RegisterClass") && in validateTypes()
170 InstOpType->isSubClassOf("RegisterClass")) { in validateTypes()
177 if (DagOpType->isSubClassOf("RegisterClass") || in validateTypes()
178 InstOpType->isSubClassOf("RegisterClass")) in validateTypes()
218 if (DI->getDef()->isSubClassOf("Register")) { in addDagOperandMapping()
246 if (Inst.Operands[i].Rec->isSubClassOf("RegisterClass")) in addDagOperandMapping()
507 !cast<DefInit>(Arg)->getDef()->isSubClassOf("SubtargetFeature")) in getReqFeatures()
714 if (Source.Operands[OpNo].Rec->isSubClassOf("RegisterClass")) in emitCompressInstEmitter()
[all …]
H A DCodeGenSchedule.cpp480 if (Queue->isSubClassOf("LoadQueue")) { in collectLoadStoreQueueInfo()
491 if (Queue->isSubClassOf("StoreQueue")) { in collectLoadStoreQueueInfo()
555 if (ModelKey->isSubClassOf("SchedMachineModel")) { in addProcModel()
576 if (RWDef->isSubClassOf("WriteSequence")) { in scanSchedRW()
581 else if (RWDef->isSubClassOf("SchedVariant")) { in scanSchedRW()
610 if (RW->isSubClassOf("SchedWrite")) in collectSchedRW()
613 assert(RW->isSubClassOf("SchedRead") && "Unknown SchedReadWrite"); in collectSchedRW()
624 if (RWDef->isSubClassOf("SchedWrite")) in collectSchedRW()
627 assert(RWDef->isSubClassOf("SchedRead") && "Unknown SchedReadWrite"); in collectSchedRW()
638 if (RWDef->isSubClassOf("SchedWrite")) in collectSchedRW()
[all …]
H A DInstrInfoEmitter.cpp160 if (OpR->isSubClassOf("RegisterOperand")) in GetOperandInfo()
162 if (OpR->isSubClassOf("RegisterClass")) in GetOperandInfo()
164 else if (OpR->isSubClassOf("PointerLikeRegClass")) in GetOperandInfo()
174 if (OpR->isSubClassOf("PointerLikeRegClass")) in GetOperandInfo()
179 if (Op.Rec->isSubClassOf("PredicateOp")) in GetOperandInfo()
184 if (Op.Rec->isSubClassOf("OptionalDefOperand")) in GetOperandInfo()
189 if (Op.Rec->isSubClassOf("BranchTargetOperand")) in GetOperandInfo()
449 if ((OpR->isSubClassOf("Operand") || in emitOperandTypeMappings()
450 OpR->isSubClassOf("RegisterOperand") || in emitOperandTypeMappings()
451 OpR->isSubClassOf("RegisterClass")) && in emitOperandTypeMappings()
[all …]
H A DFastISelEmitter.cpp265 if (OpLeafRec->isSubClassOf("RegisterOperand")) in initialize()
267 if (OpLeafRec->isSubClassOf("RegisterClass")) in initialize()
269 else if (OpLeafRec->isSubClassOf("Register")) in initialize()
271 else if (OpLeafRec->isSubClassOf("ValueType")) { in initialize()
428 if (!OpLeafRec->isSubClassOf("Register")) in PhyRegForNode()
451 if (!Op->isSubClassOf("Instruction")) in collectPatterns()
470 if (ChildOp->getOperator()->isSubClassOf("Instruction")) { in collectPatterns()
484 if (Op0Rec->isSubClassOf("RegisterOperand")) in collectPatterns()
486 if (!Op0Rec->isSubClassOf("RegisterClass")) in collectPatterns()
H A DSubtargetEmitter.cpp664 if (!PRDef->isSubClassOf("ProcResGroup")) in EmitProcessorResourceSubUnits()
825 if (PRDef->isSubClassOf("ProcResGroup")) { in EmitProcessorResources()
868 if (SchedWrite.TheDef->isSubClassOf("SchedWriteRes")) in FindWriteResources()
886 if (AliasDef && AliasDef->isSubClassOf("SchedWriteRes")) in FindWriteResources()
892 if (!WR->isSubClassOf("WriteRes")) in FindWriteResources()
919 if (SchedRead.TheDef->isSubClassOf("SchedReadAdvance")) in FindReadAdvance()
938 if (AliasDef && AliasDef->isSubClassOf("SchedReadAdvance")) in FindReadAdvance()
944 if (!RA->isSubClassOf("ReadAdvance")) in FindReadAdvance()
975 if (PRDef->isSubClassOf("ProcResGroup")) in ExpandProcResources()
982 if (SubDef->isSubClassOf("ProcResGroup")) { in ExpandProcResources()
[all …]
H A DDAGISelEmitter.cpp48 if (Op->isSubClassOf("Instruction")) { in getResultPatternCost()
67 if (Op->isSubClassOf("Instruction")) { in getResultPatternSize()
H A DX86RecognizableInstr.cpp42 return Rec->isSubClassOf("RegisterClass") || in isRegisterOperand()
43 Rec->isSubClassOf("RegisterOperand"); in isRegisterOperand()
47 return Rec->isSubClassOf("Operand") && in isMemoryOperand()
52 return Rec->isSubClassOf("Operand") && in isImmediateOperand()
57 if (RegRec->isSubClassOf("RegisterClass")) in getRegOperandSize()
59 if (RegRec->isSubClassOf("RegisterOperand")) in getRegOperandSize()
66 if (MemRec->isSubClassOf("X86MemOperand")) in getMemOperandSize()
111 assert(Rec->isSubClassOf("X86Inst") && "Not a X86 Instruction"); in RecognizableInstrBase()
168 if (!insn.TheDef->isSubClassOf("X86Inst")) in processInstr()
H A DCodeGenSchedule.h60 IsRead = Def->isSubClassOf("SchedRead"); in CodeGenSchedRW()
61 HasVariants = Def->isSubClassOf("SchedVariant"); in CodeGenSchedRW()
68 IsSequence = Def->isSubClassOf("WriteSequence"); in CodeGenSchedRW()
521 bool IsRead = Def->isSubClassOf("SchedRead"); in getSchedRW()
H A DGlobalISelEmitter.cpp296 if (Operator->isSubClassOf("SDNode")) in explainOperator()
299 if (Operator->isSubClassOf("Intrinsic")) in explainOperator()
302 if (Operator->isSubClassOf("ComplexPattern")) in explainOperator()
307 if (Operator->isSubClassOf("SDNodeXForm")) in explainOperator()
396 if (VDefInit->getDef()->isSubClassOf("RegisterOperand")) in getInitValueAsRegClass()
398 if (VDefInit->getDef()->isSubClassOf("RegisterClass")) in getInitValueAsRegClass()
4114 if (!CCDef || !CCDef->isSubClassOf("CondCode")) in createAndImportSelDAGMatcher()
4225 if (ChildRec->isSubClassOf("Register")) { in getSrcChildName()
4243 SrcChild->getOperator()->isSubClassOf("ComplexPattern")) { in importChildMatcher()
4266 if (SrcChild->getOperator()->isSubClassOf("SDNode")) { in importChildMatcher()
[all …]
H A DInfoByHwMode.h162 bool isSubClassOf(const RegSizeInfo &I) const;
175 bool isSubClassOf(const RegSizeInfoByHwMode &I) const;
H A DX86MnemonicTables.cpp48 if (!Def->isSubClassOf("X86Inst")) in run()
/openbsd-src/gnu/llvm/clang/utils/TableGen/
H A DClangSyntaxEmitter.cpp55 assert(N.Record->isSubClassOf("Alternatives") || in Hierarchy()
56 N.Record->isSubClassOf("External") || N.Derived.empty()); in Hierarchy()
57 assert(!N.Record->isSubClassOf("Alternatives") || !N.Derived.empty()); in Hierarchy()
113 if (R.isSubClassOf("Optional")) { in SyntaxConstraint()
115 } else if (R.isSubClassOf("AnyToken")) { in SyntaxConstraint()
117 } else if (R.isSubClassOf("NodeType")) { in SyntaxConstraint()
202 if (N.Record->isSubClassOf("External")) in EmitClangSyntaxNodeClasses()
216 if (N.Record->isSubClassOf("Sequence")) { in EmitClangSyntaxNodeClasses()
219 assert(C->isSubClassOf("Role")); in EmitClangSyntaxNodeClasses()
H A DClangTypeNodesEmitter.cpp155 if (type.isSubClassOf(AlwaysDependentClassName)) in emitNodeInvocations()
157 if (type.isSubClassOf(NeverCanonicalClassName)) in emitNodeInvocations()
159 if (type.isSubClassOf(NeverCanonicalUnlessDependentClassName)) in emitNodeInvocations()
188 if (!type.isSubClassOf(LeafTypeClassName)) continue; in emitLeafNodeInvocations()
H A DASTTableGen.h110 bool isSubClassOf(llvm::StringRef className) const { in isSubClassOf() function
111 return get()->isSubClassOf(className); in isSubClassOf()
116 return (isSubClassOf(NodeClass::getTableGenNodeClassName()) in getAs()
283 if (isSubClassOf(ArrayTypeClassName)) in getArrayElementType()
290 if (isSubClassOf(OptionalTypeClassName)) in getOptionalElementType()
297 if (isSubClassOf(SubclassPropertyTypeClassName)) in getSuperclassType()
311 return isSubClassOf(EnumPropertyTypeClassName); in isEnum()
H A DMveEmitter.cpp1071 if (R->isSubClassOf("Immediate")) in getType()
1073 else if (R->isSubClassOf("unpromoted")) in getType()
1078 if (R->isSubClassOf("PrimitiveType")) in getType()
1080 if (R->isSubClassOf("ComplexType")) in getType()
1091 if (!Op->isSubClassOf("ComplexTypeOp")) in getType()
1117 if (Op->isSubClassOf("CTO_Tuple")) { in getType()
1123 if (Op->isSubClassOf("CTO_Pointer")) { in getType()
1139 if (Op->isSubClassOf("CTO_ScaleSize")) { in getType()
1174 } else if (Op->isSubClassOf("Type")) { in getCodeForDag()
1214 if (!TypeRec->isSubClassOf("Type")) in getCodeForDag()
[all …]
H A DClangAttrEmitter.cpp176 if (Attr->isSubClassOf("TargetSpecificAttr") && in getParsedAttrList()
1915 if (Subject.isSubClassOf("DeclNode") || Subject.isSubClassOf("DeclBase") || in isSupportedPragmaClangAttributeSubject()
1919 if (Subject.isSubClassOf("SubsetSubject")) in isSupportedPragmaClangAttributeSubject()
2976 if (Attr->isSubClassOf(TheRecord)) { in classifyAttr()
3146 if (R.isSubClassOf(InhClass)) in EmitClangAttrPCHRead()
3168 if (R.isSubClassOf(InhClass)) in EmitClangAttrPCHRead()
3198 if (R.isSubClassOf(InhClass) || !Args.empty()) in EmitClangAttrPCHWrite()
3201 if (R.isSubClassOf(InhClass)) in EmitClangAttrPCHWrite()
3328 if (Attr->isSubClassOf("TargetSpecificAttr")) { in GenerateHasAttrSpellingStringSwitch()
3744 if (Base->isSubClassOf("SubsetSubject")) { in GenerateCustomAppertainsTo()
[all …]
H A DClangOpenCLBuiltinEmitter.cpp458 if (T->isSubClassOf("GenericType")) { in VerifySignature()
1031 bool isGenType = Type->isSubClassOf("GenericType"); in getTypeLists()
1039 if (Type->isSubClassOf("PointerType") || Type->isSubClassOf("ConstType") || in getTypeLists()
1040 Type->isSubClassOf("VolatileType")) { in getTypeLists()
1043 if (PossibleGenType && PossibleGenType->isSubClassOf("GenericType")) { in getTypeLists()

12