Home
last modified time | relevance | path

Searched refs:h_sync_width (Results 1 – 20 of 20) sorted by relevance

/openbsd-src/sys/dev/pci/drm/amd/display/dc/dcn31/
H A Ddcn31_hpo_dp_stream_encoder.c350 hw_crtc_timing.h_sync_width; in dcn31_hpo_dp_stream_enc_set_stream_attribute()
353 h_active_start = hw_crtc_timing.h_sync_width + h_back_porch; in dcn31_hpo_dp_stream_enc_set_stream_attribute()
421 MSA_DATA_LANE_0, hsp | (hw_crtc_timing.h_sync_width >> 8), in dcn31_hpo_dp_stream_enc_set_stream_attribute()
427 MSA_DATA_LANE_0, hw_crtc_timing.h_sync_width & 0xff, in dcn31_hpo_dp_stream_enc_set_stream_attribute()
/openbsd-src/sys/dev/pci/drm/amd/display/dc/dcn201/
H A Ddcn201_optc.c112 if (timing->h_sync_width < optc1->min_h_sync_width || in optc201_validate_timing()
/openbsd-src/sys/dev/pci/drm/amd/display/include/
H A Dbios_parser_types.h177 uint32_t h_sync_width; member
/openbsd-src/sys/dev/pci/drm/amd/display/dc/dcn10/
H A Ddcn10_stream_encoder.c431 hw_crtc_timing.h_sync_width; in enc1_stream_encoder_dp_set_stream_attribute()
434 h_active_start = hw_crtc_timing.h_sync_width + h_back_porch; in enc1_stream_encoder_dp_set_stream_attribute()
449 hw_crtc_timing.h_sync_width, in enc1_stream_encoder_dp_set_stream_attribute()
H A Ddcn10_optc.c193 OTG_H_SYNC_A_END, patched_crtc_timing.h_sync_width); in optc1_program_timing()
628 if (timing->h_sync_width < optc1->min_h_sync_width || in optc1_validate_timing()
1315 hw_crtc_timing->h_sync_width = s.h_sync_a_end - s.h_sync_a_start; in optc1_get_hw_timing()
/openbsd-src/sys/dev/pci/drm/amd/display/dc/dce/
H A Ddce_stream_encoder.c466 hw_crtc_timing.h_sync_width; in dce110_stream_encoder_dp_set_stream_attribute()
469 h_active_start = hw_crtc_timing.h_sync_width + h_back_porch; in dce110_stream_encoder_dp_set_stream_attribute()
486 hw_crtc_timing.h_sync_width, in dce110_stream_encoder_dp_set_stream_attribute()
/openbsd-src/sys/dev/pci/drm/i915/display/
H A Dintel_sdvo_regs.h89 u8 h_sync_width; /* lower 8 bits (pixels) */ member
H A Dintel_sdvo.c863 dtd->part2.h_sync_width = h_sync_len & 0xff; in intel_sdvo_get_dtd_from_mode()
890 mode.hsync_end = mode.hsync_start + dtd->part2.h_sync_width; in intel_sdvo_get_mode_from_dtd()
/openbsd-src/sys/dev/pci/drm/amd/display/dc/dcn32/
H A Ddcn32_dio_stream_encoder.c265 (timing->h_sync_width % 2 == 0); in is_h_timing_divisible_by_2()
/openbsd-src/sys/dev/pci/drm/amd/display/dc/dce110/
H A Ddce110_timing_generator.c316 bp_params.h_sync_width = patched_crtc_timing.h_sync_width; in dce110_timing_generator_program_timing_generator()
1161 timing->h_sync_width); in dce110_timing_generator_validate_timing()
H A Ddce110_timing_generator_v.c325 timing->h_sync_width, in dce110_timing_generator_v_program_blanking()
/openbsd-src/sys/dev/pci/drm/amd/display/dc/
H A Ddc_hw_types.h884 uint32_t h_sync_width; member
/openbsd-src/sys/dev/pci/drm/amd/display/dc/bios/
H A Dcommand_table2.c593 params.h_syncwidth = cpu_to_le16((uint16_t)bp_params->h_sync_width); in set_crtc_using_dtd_timing_v3()
H A Dcommand_table.c1838 params.usH_SyncWidth = cpu_to_le16((uint16_t)(bp_params->h_sync_width)); in set_crtc_timing_v1()
1923 params.usH_SyncWidth = cpu_to_le16((uint16_t)bp_params->h_sync_width); in set_crtc_using_dtd_timing_v3()
H A Dbios_parser2.c1471 info->lcd_timing.horizontal_sync_width = le16_to_cpu(lvds->lcd_timing.h_sync_width); in get_embedded_panel_info_v2_1()
/openbsd-src/sys/dev/pci/drm/amd/display/dc/dce120/
H A Ddce120_timing_generator.c121 timing->h_sync_width < tg110->min_h_sync_width || in dce120_timing_generator_validate_timing()
/openbsd-src/sys/dev/pci/drm/amd/display/dc/core/
H A Damdgpu_dc.c1646 if (crtc_timing->h_sync_width != hw_crtc_timing.h_sync_width) in dc_validate_boot_timing()
H A Ddc_resource.c4255 (stream->timing.h_sync_width % 2 == 0); in dc_resource_acquire_secondary_pipe_for_mpc_odm()
/openbsd-src/sys/dev/pci/drm/amd/include/
H A Datomfirmware.h443 uint16_t h_sync_width; member
/openbsd-src/sys/dev/pci/drm/amd/display/amdgpu_dm/
H A Damdgpu_dm.c5553 timing_out->h_sync_width = mode_in->hsync_end - mode_in->hsync_start; in fill_stream_properties_from_drm_display_mode()
5563 timing_out->h_sync_width = mode_in->crtc_hsync_end - mode_in->crtc_hsync_start; in fill_audio_info()