Home
last modified time | relevance | path

Searched refs:getVectorShuffle (Results 1 – 18 of 18) sorted by relevance

/openbsd-src/gnu/llvm/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp4399 return DAG.getVectorShuffle(VT, dl, V1, V2, Mask); in getMOVL()
7128 static SDValue getVectorShuffle(SelectionDAG &DAG, EVT VT, const SDLoc &dl, in getVectorShuffle() function
7145 return DAG.getVectorShuffle(VT, dl, V1, V2, Mask); in getVectorShuffle()
7153 return getVectorShuffle(DAG, VT, dl, V1, V2, Mask); in getUnpackl()
7161 return getVectorShuffle(DAG, VT, dl, V1, V2, Mask); in getUnpackh()
7191 return DAG.getVectorShuffle(VT, dl, DAG.getBitcast(VT, LHS), in getPack()
7246 return DAG.getVectorShuffle(VT, SDLoc(V2), V1, V2, MaskVec); in getShuffleVectorZeroOrUndef()
9131 return DAG.getVectorShuffle(VT, SDLoc(V1), V1, VZeroOrUndef, Mask); in LowerBuildVectorv4x32()
9255 return DAG.getVectorShuffle(NVT, dl, V1, DAG.getUNDEF(NVT), Mask); in LowerAsSplatVectorLoad()
9474 return DAG.getVectorShuffle(VT, DL, V, Z, ClearMask); in EltsFromConsecutiveLoads()
[all …]
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorOps.cpp1073 DAG.getVectorShuffle(SrcVT, DL, Src, DAG.getUNDEF(SrcVT), ShuffleMask)); in ExpandANY_EXTEND_VECTOR_INREG()
1133 DAG.getVectorShuffle(SrcVT, DL, Zero, Src, ShuffleMask)); in ExpandZERO_EXTEND_VECTOR_INREG()
1159 Op = DAG.getVectorShuffle(ByteVT, DL, Op, DAG.getUNDEF(ByteVT), ShuffleMask); in ExpandBSWAP()
1209 Op = DAG.getVectorShuffle(ByteVT, DL, Op, DAG.getUNDEF(ByteVT), in ExpandBITREVERSE()
H A DDAGCombiner.cpp5467 return DAG.getVectorShuffle(VT, DL, Logic, ShOp, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands()
5480 return DAG.getVectorShuffle(VT, DL, ShOp, Logic, SVN0->getMask()); in hoistLogicOpWithSameOpcodeHands()
20181 SDValue Shuf = DAG.getVectorShuffle(ShufVT, DL, DestVecBC, PaddedSubV, Mask); in combineInsertEltToShuffle()
21303 SDValue Shuffle = DAG.getVectorShuffle(InVT1, DL, VecIn1, VecIn2, Mask); in createBuildVecShuffle()
21648 Shuffles[In] = DAG.getVectorShuffle(VT, DL, L, R, Mask); in reduceBuildVecToShuffle()
22256 return DAG.getVectorShuffle(VT, dl, ShufOps[0], ShufOps[1], Mask); in combineConcatVectorOfShuffleAndItsOperands()
22830 return DAG.getVectorShuffle(NarrowVT, DL, NewOps[0], NewOps[1], NewMask); in foldExtractSubvectorFromShuffleVector()
23071 SDValue Shuf0 = DAG.getVectorShuffle(HalfVT, DL, X, Y, Mask0); in foldShuffleOfConcatUndefs()
23072 SDValue Shuf1 = DAG.getVectorShuffle(HalfVT, DL, X, Y, Mask1); in foldShuffleOfConcatUndefs()
23100 N0 = DAG.getVectorShuffle(ConcatVT, SDLoc(N), N0.getOperand(0), in partitionShuffleOfConcats()
[all …]
H A DLegalizeDAG.cpp268 return DAG.getVectorShuffle(NVT, dl, N1, N2, Mask); in ShuffleWithNarrowerEltType()
282 return DAG.getVectorShuffle(NVT, dl, N1, N2, NewMask); in ShuffleWithNarrowerEltType()
418 return DAG.getVectorShuffle(Vec.getValueType(), dl, Vec, ScVec, ShufOps); in ExpandINSERT_VECTOR_ELT()
1855 Shuffle = DAG.getVectorShuffle(VT, dl, IntermedVals[i].first, in ExpandBVWithShuffles()
1888 Res = DAG.getVectorShuffle(VT, dl, Vec1, Vec2, ShuffleVec); in ExpandBVWithShuffles()
1997 return DAG.getVectorShuffle(VT, dl, Vec1, Vec2, ShuffleVec); in ExpandBUILD_VECTOR()
H A DLegalizeVectorTypes.cpp1551 InHi = DAG.getVectorShuffle(InLoVT, dl, InLo, DAG.getUNDEF(InLoVT), SplitHi); in SplitVecRes_ExtVecInRegOp()
2680 Output = DAG.getVectorShuffle(NewVT, DL, Inputs[Idx], in SplitVecRes_VECTOR_SHUFFLE()
2692 Output = DAG.getVectorShuffle(NewVT, DL, Inputs[Idx1], in SplitVecRes_VECTOR_SHUFFLE()
2699 Output = DAG.getVectorShuffle(NewVT, DL, TmpInputs[Idx1], in SplitVecRes_VECTOR_SHUFFLE()
4967 return DAG.getVectorShuffle(WidenVT, dl, in WidenVecRes_CONCAT_VECTORS()
5618 return DAG.getVectorShuffle(WidenVT, dl, InOp1, InOp2, NewMask); in WidenVecRes_VECTOR_SHUFFLE()
5672 return DAG.getVectorShuffle(WidenVT, dl, ReverseVal, DAG.getUNDEF(WidenVT), in WidenVecRes_VECTOR_REVERSE()
H A DSelectionDAGBuilder.cpp3648 setValue(&I, DAG.getVectorShuffle(VT, DL, Src1, Src2, Mask)); in visitShuffleVector()
3722 SDValue Result = DAG.getVectorShuffle(PaddedVT, DL, Src1, Src2, MappedOps); in visitShuffleVector()
3786 setValue(&I, DAG.getVectorShuffle(VT, DL, Src1, Src2, MappedOps)); in visitShuffleVector()
11554 setValue(&I, DAG.getVectorShuffle(VT, DL, V, DAG.getUNDEF(VT), Mask)); in visitVectorReverse()
11600 setValue(&I, DAG.getVectorShuffle(VT, DL, V1, V2, Mask)); in visitVectorSplice()
H A DSelectionDAG.cpp1939 SDValue SelectionDAG::getVectorShuffle(EVT VT, const SDLoc &dl, SDValue N1, in getVectorShuffle() function in SelectionDAG
2119 return getVectorShuffle(VT, SDLoc(&SV), Op1, Op0, MaskVec); in getCommutedVectorShuffle()
H A DTargetLowering.cpp1334 SDValue NewOp = TLO.DAG.getVectorShuffle(VT, dl, Op0, Op1, ShuffleMask); in SimplifyDemandedBits()
3585 return DAG.getVectorShuffle(VT, DL, N0, N1, Mask); in buildLegalVectorShuffle()
H A DLegalizeIntegerTypes.cpp5421 return DAG.getVectorShuffle(OutVT, dl, V0, V1, NewMask); in PromoteIntRes_VECTOR_SHUFFLE()
/openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/
H A DHexagonISelLoweringHVX.cpp756 return DAG.getVectorShuffle(OpTy, dl, Op0, Op1, Mask); in getByteShuffle()
774 return DAG.getVectorShuffle(ResTy, dl, opCastElem(Op0, MVT::i8, DAG), in getByteShuffle()
916 SDValue S = DAG.getVectorShuffle(ExtTy, dl, ExtVec, in buildHvxVectorReg()
1019 SDValue S = DAG.getVectorShuffle(ByteTy, dl, T, DAG.getUNDEF(ByteTy), Mask); in createHvxPrefixPred()
1321 SDValue ShuffV = DAG.getVectorShuffle(ByteTy, dl, ByteVec, Undef, Mask); in extractHvxSubvectorPred()
1347 SDValue ShuffV = DAG.getVectorShuffle(ByteTy, dl, ByteVec, Undef, Mask); in extractHvxSubvectorPred()
1561 DAG.getVectorShuffle(ByteTy, dl, Vor, DAG.getUNDEF(ByteTy), Mask); in compressHvxPred()
3513 DAG.getVectorShuffle(SrcTy, dl, Src, DAG.getUNDEF(SrcTy), Mask); in combineTruncateBeforeLegal()
3580 return DAG.getVectorShuffle(LongTy, dl, Cat, DAG.getUNDEF(LongTy), LongMask); in combineConcatVectorsBeforeLegal()
H A DHexagonISelDAGToDAGHVX.cpp2778 DAG.getVectorShuffle(PairTy, dl, DAG.getBitcast(PairTy, Inp), in ppHvxShuffleOfShuffle()
H A DHexagonISelLowering.cpp2851 SDValue S = DAG.getVectorShuffle(MVT::v8i8, dl, A, DAG.getUNDEF(MVT::v8i8), in contractPredicate()
/openbsd-src/gnu/llvm/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp1936 Src = DAG.getVectorShuffle( in LowerConvertLow()
2132 Result = DAG.getVectorShuffle(VecT, DL, Src1, Src2, MaskRef); in LowerBUILD_VECTOR()
2354 SDValue NewShuffle = DAG.getVectorShuffle( in performVECTOR_SHUFFLECombine()
/openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp3553 DAG.getVectorShuffle(MVT::v4i32, dl, SetCC32, SetCC32, ShuffV); in LowerSETCC()
7896 return DAG.getVectorShuffle(WideVT, DL, Op1, Op2, ShuffV); in LowerTRUNCATEVector()
8480 SDValue Arrange = DAG.getVectorShuffle(WideVT, dl, Wide, ShuffleSrc2, ShuffV); in LowerINT_TO_FPVector()
9010 SDValue T = DAG.getVectorShuffle(MVT::v16i8, dl, LHS, RHS, Ops); in BuildVSLDOI()
9548 SDValue T = DAG.getVectorShuffle(MVT::v16i8, dl, OpLHS, OpRHS, ShufIdxs); in GeneratePerfectShuffle()
9856 DAG.getVectorShuffle(MVT::v16i8, dl, DAG.getBitcast(MVT::v16i8, N0), in LowerROTL()
11201 return DAG.getVectorShuffle(MVT::v16i8, dl, OddParts, EvenParts, Ops); in LowerMUL()
11203 return DAG.getVectorShuffle(MVT::v16i8, dl, EvenParts, OddParts, Ops); in LowerMUL()
14322 ReturnSDVal = DAG.getVectorShuffle(N->getValueType(0), dl, WideLoad, in combineBVOfConsecutiveLoads()
14356 DAG.getVectorShuffle(Input.getValueType(), dl, Input, in addShuffleForVecExtend()
[all …]
/openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/
H A DSelectionDAG.h817 SDValue getVectorShuffle(EVT VT, const SDLoc &dl, SDValue N1, SDValue N2,
/openbsd-src/gnu/llvm/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp2971 Op = DAG.getVectorShuffle(MVT::v4f32, DL, Op, DAG.getUNDEF(MVT::v4f32), Mask); in expandV4F32ToV2F64()
5596 SDValue Shuf = DAG.getVectorShuffle(InVT, DL, PackedOp, ZeroVec, Mask); in lowerZERO_EXTEND_VECTOR_INREG()
6891 return DAG.getVectorShuffle(VecVT, SDLoc(N), Op0, Op1, SV->getMask()); in combineBSWAP()
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp10579 SDValue Shuffle = DAG.getVectorShuffle(ShuffleVT, dl, ShuffleOps[0], in ReconstructShuffle()
11388 DAG.getVectorShuffle(NewVT, DL, V0, V1, NewMask)); in tryWidenMaskForShuffle()
15487 NBV = DAG.getVectorShuffle(PreExtendVT, DL, BV.getOperand(0).getOperand(0), in performBuildShuffleExtendCombine()
16651 DAG.getVectorShuffle( in performConcatVectorsCombine()
20682 SDValue Mask = DAG.getVectorShuffle(CCVT, DL, SetCC, SetCC, DUPMask); in performSelectCombine()
21917 DAG.getVectorShuffle(VT, DL, in ReplaceAddWithADDP()
/openbsd-src/gnu/llvm/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp8494 return DAG.getVectorShuffle(VT, DL, OpLHS, OpLHS, NewMask); in LowerReverse_VECTOR_SHUFFLE()
8583 SDValue Shuffled = DAG.getVectorShuffle(NewVT, dl, PredAsVector1, in LowerVECTOR_SHUFFLE_i1()
8670 SDValue NewShuffle = DAG.getVectorShuffle( in LowerVECTOR_SHUFFLEUsingMovs()
15634 return DAG.getVectorShuffle(VT, SDLoc(N), NewConcat, in PerformVECTOR_SHUFFLECombine()
16465 SDValue Shuff = DAG.getVectorShuffle( in PerformTruncatingStoreCombine()