| /openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| H A D | PPCVSXFMAMutate.cpp | 112 LIS->getInterval(MI.getOperand(1).getReg()).Query(FMAIdx).valueIn(); in processBlock() 192 if (LIS->getInterval(Reg2).Query(FMAIdx).isKill() in processBlock() 196 } else if (LIS->getInterval(Reg3).Query(FMAIdx).isKill() in processBlock() 213 !LIS->getInterval(AddendSrcReg).liveAt(FMAIdx)) in processBlock() 281 LiveInterval &FMAInt = LIS->getInterval(OldFMAReg); in processBlock() 299 LiveInterval &NewFMAInt = LIS->getInterval(KilledProdReg); in processBlock()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | LiveRangeEdit.cpp | 47 LiveInterval &OldLI = LIS.getInterval(OldReg); in createEmptyIntervalFrom() 67 LIS.getInterval(VReg).markNotSpillable(); in createFrom() 86 LiveInterval &OrigLI = LIS.getInterval(Original); in scanRemattable() 123 LiveInterval &li = LIS.getInterval(MO.getReg()); in allUsesAvailableAt() 322 LiveInterval &OrigLI = LIS.getInterval(Original); in eliminateDeadDef() 347 LiveInterval &LI = LIS.getInterval(Reg); in eliminateDeadDef() 429 ToShrink.remove(&LIS.getInterval(Reg)); in eliminateDeadDef() 497 LiveInterval &LI = LIS.getInterval(get(I)); in calculateRegClassAndHint()
|
| H A D | InlineSpiller.cpp | 273 LIS.getInterval(MO.getReg()); in getVDefInterval() 359 LiveInterval &SnipLI = LIS.getInterval(SnipReg); in collectRegsToSpill() 403 LiveInterval &SrcLI = LIS.getInterval(SrcReg); in hoistSpillInsideBB() 414 LiveInterval &OrigLI = LIS.getInterval(Original); in hoistSpillInsideBB() 488 LiveInterval &DstLI = LIS.getInterval(DstReg); in eliminateRedundantSpills() 540 LiveInterval &SnipLI = LIS.getInterval(MI->getOperand(1).getReg()); in markValueUsed() 606 LiveInterval &OrigLI = LIS.getInterval(Original); in reMaterializeFor() 683 LiveInterval &LI = LIS.getInterval(Reg); in reMaterializeAll() 700 LiveInterval &LI = LIS.getInterval(Reg); in reMaterializeAll() 734 (!LIS.getInterval(Reg).empty() || !MRI.reg_nodbg_empty(Reg)) && in reMaterializeAll() [all …]
|
| H A D | SplitKit.cpp | 326 const LiveInterval &Orig = LIS.getInterval(OrigReg); in isOriginalEndpoint() 468 LiveInterval *LI = &LIS.getInterval(Edit->get(RegIdx)); in defValue() 511 addDeadDef(LIS.getInterval(Edit->get(RegIdx)), VNI, false); in forceRecompute() 551 LiveInterval &DestLI = LIS.getInterval(Edit->get(RegIdx)); in buildCopy() 585 LiveInterval *LI = &LIS.getInterval(Edit->get(RegIdx)); in defFromParent() 593 LiveInterval &OrigLI = LIS.getInterval(Original); in defFromParent() 842 LiveInterval *LI = &LIS.getInterval(Edit->get(0)); in removeBackCopies() 949 LiveInterval *LI = &LIS.getInterval(Edit->get(0)); in computeRedundantBackCopies() 1002 LiveInterval *LI = &LIS.getInterval(Edit->get(0)); in hoistCopies() 1151 LiveInterval &LI = LIS.getInterval(Edit->get(RegIdx)); in transferValues() [all …]
|
| H A D | RegisterCoalescer.cpp | 621 LIS->getInterval(CP.isFlipped() ? CP.getDstReg() : CP.getSrcReg()); in adjustCopiesBackFrom() 623 LIS->getInterval(CP.isFlipped() ? CP.getSrcReg() : CP.getDstReg()); in adjustCopiesBackFrom() 809 LIS->getInterval(CP.isFlipped() ? CP.getDstReg() : CP.getSrcReg()); in removeCopyByCommutingDef() 811 LIS->getInterval(CP.isFlipped() ? CP.getSrcReg() : CP.getDstReg()); in removeCopyByCommutingDef() 1103 LIS->getInterval(CP.isFlipped() ? CP.getDstReg() : CP.getSrcReg()); in removePartialRedundancy() 1105 LIS->getInterval(CP.isFlipped() ? CP.getSrcReg() : CP.getDstReg()); in removePartialRedundancy() 1282 LiveInterval &SrcInt = LIS->getInterval(SrcReg); in reMaterializeTrivialDef() 1439 LiveInterval &DstInt = LIS->getInterval(DstReg); in reMaterializeTrivialDef() 1628 const LiveInterval &SrcLI = LIS->getInterval(SrcReg); in eliminateUndefCopy() 1643 LiveInterval &DstLI = LIS->getInterval(DstReg); in eliminateUndefCopy() [all …]
|
| H A D | RegAllocBase.cpp | 78 enqueue(&LIS->getInterval(Reg)); in seedLiveRegs() 149 LiveInterval *SplitVirtReg = &LIS->getInterval(Reg); in allocatePhysRegs()
|
| H A D | CalcSpillWeights.cpp | 41 calculateSpillWeightAndHint(LIS.getInterval(Reg)); in calculateSpillWeightsAndHints() 114 const LiveInterval &SrcLI = LIS.getInterval(Reg); in isRematerializable() 165 const LiveInterval &OrigInt = LIS.getInterval(Original); in weightCalcHelper()
|
| H A D | RegAllocPBQP.cpp | 201 LIS.getInterval(G.getNodeMetadata(NId).getVReg()).weight(); in apply() 334 LiveInterval &LI = LIS.getInterval(VReg); in apply() 607 LiveInterval &VRegLI = LIS.getInterval(VReg); in initializeGraph() 666 if (LIS.getInterval(VReg).empty()) { in initializeGraph() 695 LiveRangeEdit LRE(&LIS.getInterval(VReg), NewIntervals, MF, LIS, &VRM, in spillVReg() 707 const LiveInterval &LI = LIS.getInterval(R); in spillVReg() 762 LiveInterval &LI = LIS.getInterval(R); in finalizeAlloc()
|
| H A D | PHIElimination.cpp | 405 LiveInterval &DestLI = LIS->getInterval(DestReg); in LowerPHINode() 572 LiveInterval &SrcLI = LIS->getInterval(SrcReg); in LowerPHINode() 736 return LIS->isLiveInToMBB(LIS->getInterval(Reg), MBB); in isLiveIn() 751 const LiveInterval &LI = LIS->getInterval(Reg); in isLiveOutPastPHIs()
|
| H A D | TwoAddressInstructionPass.cpp | 299 LiveInterval &LI = LIS->getInterval(Reg); in isPlainlyKilled() 818 LiveInterval &LI = LIS->getInterval(Reg); in rescheduleMIBelowKill() 1008 LiveInterval &LI = LIS->getInterval(Reg); in rescheduleKillAboveMI() 1528 LiveInterval &LI = LIS->getInterval(RegA); in processTiedPairs() 1610 LiveInterval &LI = LIS->getInterval(RegB); in processTiedPairs() 1666 const auto &UseLI = LIS->getInterval(RegB); in processStatepoint() 1667 const auto &DefLI = LIS->getInterval(RegA); in processStatepoint() 1695 LiveInterval &LI = LIS->getInterval(RegB); in processStatepoint() 1696 LiveInterval &Other = LIS->getInterval(RegA); in processStatepoint() 1847 LiveInterval &LI = LIS->getInterval(Reg); in runOnMachineFunction()
|
| H A D | RegAllocBasic.cpp | 147 LiveInterval &LI = LIS->getInterval(VirtReg); in INITIALIZE_PASS_DEPENDENCY() 166 LiveInterval &LI = LIS->getInterval(VirtReg); in LRE_WillShrinkVirtReg()
|
| H A D | LiveIntervals.cpp | 160 OS << getInterval(Reg) << '\n'; in print() 389 const LiveInterval &LI = getInterval(Reg); in extendSegmentsToUses() 699 const LiveInterval &LI = getInterval(Reg); in addKillFlags() 1023 LiveInterval &LI = LIS.getInterval(Reg); in updateAllRanges() 1552 LiveInterval &LI = getInterval(Reg); in handleMoveIntoNewBundle() 1680 !getInterval(Reg).hasSubRanges() && in repairIntervalsInRange() 1696 LiveInterval &LI = getInterval(Reg); in repairIntervalsInRange()
|
| H A D | RegAllocGreedy.cpp | 232 LiveInterval &LI = LIS->getInterval(VirtReg); in LRE_CanEraseVirtReg() 251 LiveInterval &LI = LIS->getInterval(VirtReg); in LRE_WillShrinkVirtReg() 384 LiveInterval *LI = &LIS->getInterval(~CurQueue.top().second); in dequeue() 1005 const LiveInterval &Reg = LIS->getInterval(LREdit.get(I)); in splitAroundRegion() 1230 const LiveInterval &LI = LIS->getInterval(LREdit.get(I)); in tryBlockSplit() 1683 ExtraInfo->setStage(LIS->getInterval(LREdit.get(I)), RS_Split2); in tryLocalSplit() 1964 if (RecoloringCandidates.count(&LIS->getInterval(R))) in tryLastChanceRecoloring() 2217 LiveInterval &LI = LIS->getInterval(Reg); in tryHintRecoloring()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64PBQPRegAlloc.cpp | 186 const LiveInterval &ld = LIs.getInterval(Rd); in addIntraChainConstraint() 187 const LiveInterval &la = LIs.getInterval(Ra); in addIntraChainConstraint() 262 const LiveInterval &ld = LIs.getInterval(Rd); in addInterChainConstraint() 268 const LiveInterval &lr = LIs.getInterval(r); in addInterChainConstraint() 321 const LiveInterval &LI = LIs.getInterval(reg); in regJustKilledBefore()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyOptimizeLiveIntervals.cpp | 96 LIS.splitSeparateComponents(LIS.getInterval(Reg), SplitLIs); in runOnMachineFunction() 116 LiveInterval &LI = LIS.getInterval(MI.getOperand(0).getReg()); in runOnMachineFunction()
|
| H A D | WebAssemblyMemIntrinsicResults.cpp | 91 LiveInterval *FromLI = &LIS.getInterval(FromReg); in replaceDominatedUses() 92 LiveInterval *ToLI = &LIS.getInterval(ToReg); in replaceDominatedUses()
|
| H A D | WebAssemblyRegStackify.cpp | 273 if (const VNInfo *ValNo = LIS.getInterval(Reg).getVNInfoBefore( in getVRegDef() 290 const LiveInterval &LI = LIS.getInterval(Reg); in hasOneUse() 440 const LiveInterval &LI = LIS.getInterval(Reg); in oneUseDominatesOtherUses() 547 LiveInterval &LI = LIS.getInterval(Reg); in moveForSingleUse() 589 LiveInterval &LI = LIS.getInterval(Reg); in rematerializeCheapDef() 662 LiveInterval &LI = LIS.getInterval(Reg); in moveAndTeeForMultiUse()
|
| H A D | WebAssemblyRegColoring.cpp | 108 LiveInterval *LI = &Liveness->getInterval(VReg); in runOnMachineFunction()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | LiveStacks.h | 68 LiveInterval &getInterval(int Slot) { in getInterval() function 75 const LiveInterval &getInterval(int Slot) const { in getInterval() function
|
| H A D | LiveIntervals.h | 112 LiveInterval &getInterval(Register Reg) { in getInterval() function 119 const LiveInterval &getInterval(Register Reg) const { in getInterval() function 120 return const_cast<LiveIntervals*>(this)->getInterval(Reg); in getInterval()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonRegisterInfo.cpp | 388 return !any_of(LIS.getInterval(DstReg), HasCall) && in shouldCoalesce() 389 !any_of(LIS.getInterval(SrcReg), HasCall); in shouldCoalesce() 397 return any_of(LIS.getInterval(LargeReg), HasCall) || in shouldCoalesce() 398 !any_of(LIS.getInterval(SmallReg), HasCall); in shouldCoalesce()
|
| H A D | HexagonExpandCondsets.cpp | 336 LiveInterval &LI = LIS->getInterval(Reg); in updateKillFlags() 428 LiveInterval &LI = LIS->getInterval(Reg); in updateDeadsInRange() 529 LiveInterval &LI = LIS->getInterval(Reg); in updateDeadFlags() 574 LIS->getInterval(R).verify(); in updateLiveness() 584 LiveInterval &LI = LIS->getInterval(R); in distributeLiveIntervals() 1155 LiveInterval &L1 = LIS->getInterval(R1.Reg); in coalesceRegisters() 1156 LiveInterval &L2 = LIS->getInterval(R2.Reg); in coalesceRegisters()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIOptimizeExecMaskingPreRA.cpp | 97 return isDefBetween(LIS->getInterval(Reg), AndIdx, SelIdx); in isDefBetween() 190 LiveInterval *SelLI = &LIS->getInterval(SelReg); in optimizeVcndVcmpPair() 241 LiveInterval &CCLI = LIS->getInterval(CCReg); in optimizeVcndVcmpPair() 267 LiveInterval *CmpLI = CmpReg.isVirtual() ? &LIS->getInterval(CmpReg) : nullptr; in optimizeVcndVcmpPair()
|
| H A D | GCNRegPressure.cpp | 220 const auto &LI = LIS.getInterval(Reg); in getLiveLaneMask() 340 const LiveInterval &LI = LIS.getInterval(It.first); in advanceBeforeNext()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86TileConfig.cpp | 192 LIS.extendToIndices(LIS.getInterval(R), {SIdx.getRegSlot()}); in INITIALIZE_PASS_DEPENDENCY()
|