| /openbsd-src/gnu/llvm/llvm/lib/Target/SPIRV/ |
| H A D | SPIRVBuiltins.cpp | 456 .addUse(Call->Arguments[0]) in buildAtomicInitInst() 457 .addUse(Call->Arguments[1]); in buildAtomicInitInst() 488 .addUse(GR->getSPIRVTypeID(Call->ReturnType)) in buildAtomicLoadInst() 489 .addUse(PtrRegister) in buildAtomicLoadInst() 490 .addUse(ScopeRegister) in buildAtomicLoadInst() 491 .addUse(MemSemanticsReg); in buildAtomicLoadInst() 508 .addUse(PtrRegister) in buildAtomicStoreInst() 509 .addUse(ScopeRegister) in buildAtomicStoreInst() 510 .addUse(MemSemanticsReg) in buildAtomicStoreInst() 511 .addUse(Call->Arguments[1]); in buildAtomicStoreInst() [all …]
|
| H A D | SPIRVInstructionSelector.cpp | 289 .addUse(GR.getSPIRVTypeID(ResType)) in spvSelect() 290 .addUse(I.getOperand(1).getReg()) in spvSelect() 291 .addUse(I.getOperand(2).getReg()); in spvSelect() 449 .addUse(GR.getSPIRVTypeID(ResType)) in spvSelect() 452 .addUse(GV) in spvSelect() 453 .addUse(Idx) in spvSelect() 454 .addUse(I.getOperand(2).getReg()); in spvSelect() 519 .addUse(GR.getSPIRVTypeID(ResType)) in selectExtInst() 538 .addUse(GR.getSPIRVTypeID(ResType)) in selectUnOpWithSrc() 539 .addUse(SrcReg) in selectUnOpWithSrc() [all …]
|
| H A D | SPIRVGlobalRegistry.cpp | 113 .addUse(getSPIRVTypeID(ElemType)) in getOpTypeVector() 164 .addUse(getSPIRVTypeID(SpvType)); in getOrCreateConstInt() 169 .addUse(getSPIRVTypeID(SpvType)); in getOrCreateConstInt() 206 .addUse(getSPIRVTypeID(SpvType)); in buildConstantInt() 212 .addUse(getSPIRVTypeID(SpvType)); in buildConstantInt() 272 .addUse(getSPIRVTypeID(SpvType)); in getOrCreateIntCompositeOrNull() 274 MIB.addUse(SpvScalConst); in getOrCreateIntCompositeOrNull() 278 .addUse(getSPIRVTypeID(SpvType)); in getOrCreateIntCompositeOrNull() 344 .addUse(getSPIRVTypeID(SpvType)); in getOrCreateIntCompositeOrNull() 346 MIB.addUse(SpvScalConst); in getOrCreateIntCompositeOrNull() [all …]
|
| H A D | SPIRVCallLowering.cpp | 43 .addUse(VRegs[0]) in lowerReturn() 318 .addUse(GR->getSPIRVTypeID(RetTy)) in lowerFormalArguments() 320 .addUse(GR->getSPIRVTypeID(FuncTy)); in lowerFormalArguments() 329 .addUse(GR->getSPIRVTypeID(ArgTypeVRegs[i])); in lowerFormalArguments() 342 .addUse(FuncVReg); in lowerFormalArguments() 431 .addUse(GR->getSPIRVTypeID(RetType)) in lowerCall() 438 MIB.addUse(Arg.Regs[0]); in lowerCall()
|
| H A D | SPIRVUtils.cpp | 103 auto MIB = MIRBuilder.buildInstr(SPIRV::OpName).addUse(Target); in buildOpName() 121 .addUse(Reg) in buildOpDecorate() 131 .addUse(Reg) in buildOpDecorate()
|
| H A D | SPIRVPreLegalizer.cpp | 216 .addUse(NewReg) in insertAssignInstr() 217 .addUse(GR->getSPIRVTypeID(SpirvTy)) in insertAssignInstr() 346 MIB.buildInstr(IdOpInfo.second).addDef(IdOpInfo.first).addUse(Op.getReg()); in processInstr()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Mips/ |
| H A D | MipsInstructionSelector.cpp | 279 .addUse(TiedDest) in buildUnalignedLoad() 334 .addUse(PseudoMULTuReg); in select() 363 .addUse(Mips::ZERO) in select() 376 .addUse(I.getOperand(2).getReg()) in select() 384 .addUse(I.getOperand(0).getReg()) in select() 385 .addUse(JTIndex); in select() 393 .addUse(DestAddress) in select() 405 .addUse(DestTmp) in select() 406 .addUse(MF.getInfo<MipsFunctionInfo>() in select() 414 .addUse(Dest); in select() [all …]
|
| H A D | MipsISelLowering.cpp | 4790 .addUse(Address) in emitLDR_W() 4792 BuildMI(*BB, I, DL, TII->get(Mips::FILL_W)).addDef(Dest).addUse(Temp); in emitLDR_W() 4802 .addUse(Address) in emitLDR_W() 4804 .addUse(Undef); in emitLDR_W() 4807 .addUse(Address) in emitLDR_W() 4809 .addUse(LoadHalf); in emitLDR_W() 4810 BuildMI(*BB, I, DL, TII->get(Mips::FILL_W)).addDef(Dest).addUse(LoadFull); in emitLDR_W() 4837 .addUse(Address) in emitLDR_D() 4839 BuildMI(*BB, I, DL, TII->get(Mips::FILL_D)).addDef(Dest).addUse(Temp); in emitLDR_D() 4846 .addUse(Address) in emitLDR_D() [all …]
|
| H A D | MipsSEISelDAGToDAG.cpp | 135 .addUse(Mips::RA_64, RegState::Undef) in emitMCountABI() 136 .addUse(Mips::ZERO_64); in emitMCountABI() 138 MIB.addUse(Mips::AT_64, RegState::Implicit); in emitMCountABI() 143 .addUse(Mips::RA, RegState::Undef) in emitMCountABI() 144 .addUse(Mips::ZERO); in emitMCountABI() 148 .addUse(Mips::SP) in emitMCountABI() 151 MIB.addUse(Mips::AT, RegState::Implicit); in emitMCountABI()
|
| H A D | MipsCallLowering.cpp | 224 MIB.addUse(PhysReg, RegState::Implicit); in assignValueToReg() 487 MIB.addUse(CalleeReg); in lowerCall()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64SpeculationHardening.cpp | 233 .addUse(MisspeculatingTaintReg) in insertTrackingCode() 234 .addUse(AArch64::XZR) in insertTrackingCode() 371 .addUse(AArch64::SP) in insertSPToRegTaintPropagation() 377 .addUse(AArch64::XZR) in insertSPToRegTaintPropagation() 378 .addUse(AArch64::XZR) in insertSPToRegTaintPropagation() 394 .addUse(AArch64::SP) in insertRegToSPTaintPropagation() 400 .addUse(TmpReg, RegState::Kill | RegState::Renamable) in insertRegToSPTaintPropagation() 401 .addUse(MisspeculatingTaintReg, RegState::Kill) in insertRegToSPTaintPropagation() 406 .addUse(TmpReg, RegState::Kill) in insertRegToSPTaintPropagation() 454 .addUse(Reg); in makeGPRSpeculationSafe() [all …]
|
| H A D | AArch64ExpandPseudoInsts.cpp | 334 .addUse(AArch64::WZR) in expandCMP_SWAP_128() 335 .addUse(AArch64::WZR) in expandCMP_SWAP_128() 342 .addUse(StatusReg, RegState::Kill) in expandCMP_SWAP_128() 343 .addUse(StatusReg, RegState::Kill) in expandCMP_SWAP_128() 346 .addUse(StatusReg, getKillRegState(StatusDead)) in expandCMP_SWAP_128() 682 BuildMI(LoopBB, DL, TII->get(AArch64::CBNZX)).addUse(SizeReg).addMBB(LoopBB); in expandSetTagLoop() 824 .addUse(CtxReg) in expandStoreSwiftAsyncContext() 825 .addUse(BaseReg) in expandStoreSwiftAsyncContext() 841 .addUse(BaseReg) in expandStoreSwiftAsyncContext() 846 .addUse(AArch64::X16) in expandStoreSwiftAsyncContext() [all …]
|
| H A D | AArch64LowerHomogeneousPrologEpilog.cpp | 314 .addUse(AArch64::SP) in getOrCreateFrameHelper() 330 .addUse(AArch64::LR) in getOrCreateFrameHelper() 558 .addUse(AArch64::SP) in lowerProlog()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 2123 .addUse(Hi) in extractF64Exponent() 2124 .addUse(Const0.getReg(0)) in extractF64Exponent() 2125 .addUse(Const1.getReg(0)); in extractF64Exponent() 2196 .addUse(CvtHi.getReg(0)) in legalizeITOFP() 2197 .addUse(ThirtyTwo.getReg(0)); in legalizeITOFP() 2217 .addUse(Unmerge.getReg(1)); in legalizeITOFP() 2230 .addUse(FVal.getReg(0)) in legalizeITOFP() 2231 .addUse(Scale.getReg(0)); in legalizeITOFP() 2415 .addUse(MulVal.getReg(0)) in legalizeSinCos() 2423 .addUse(TrigVal) in legalizeSinCos() [all …]
|
| H A D | AMDGPUPostLegalizerCombiner.cpp | 230 .addUse(SqrtSrcMI->getOperand(0).getReg()) in matchRcpSqrtToRsq() 240 .addUse(RcpSrcMI->getOperand(0).getReg()) in matchRcpSqrtToRsq()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMInstructionSelector.cpp | 581 .addUse(LHSReg) in insertComparison() 582 .addUse(RHSReg) in insertComparison() 600 .addUse(PrevRes) in insertComparison() 778 .addUse(CondReg) in selectSelect() 794 .addUse(TrueReg) in selectSelect() 795 .addUse(FalseReg) in selectSelect() 888 .addUse(AndResult) in select() 938 .addUse(SrcReg) in select()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 653 RegSequence.addUse(Regs[I]); in createTuple() 1001 .addUse(SrcReg) in selectCopy() 1866 Shl.addUse(Src2Reg); in selectVectorSHL() 1953 .addUse(ArgsAddrReg) in selectVaStartDarwin() 1954 .addUse(ListReg) in selectVaStartDarwin() 1981 auto MovI = MIB.buildInstr(AArch64::MOVKXi).addDef(DstReg).addUse(SrcReg); in materializeLargeCMVal() 2693 .addUse(SrcReg, 0, in select() 2759 .addUse(I.getOperand(2).getReg()) in select() 2909 .addUse(NewDst) in select() 2938 IsStore ? NewInst.addUse(CurValReg) : NewInst.addDef(CurValReg); in select() [all …]
|
| H A D | AArch64LegalizerInfo.cpp | 1210 NewI.addUse(Base); in legalizeLoadStore() 1398 .addUse(HSum); in legalizeCTPOP() 1455 .addUse(DesiredI->getOperand(0).getReg()) in legalizeAtomicCmpxchg128() 1457 .addUse(DesiredI->getOperand(1).getReg()) in legalizeAtomicCmpxchg128() 1460 .addUse(NewI->getOperand(0).getReg()) in legalizeAtomicCmpxchg128() 1462 .addUse(NewI->getOperand(1).getReg()) in legalizeAtomicCmpxchg128()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.cpp | 274 return buildInstr(TargetOpcode::G_BRINDIRECT).addUse(Tgt); in buildBrIndirect() 283 .addUse(TablePtr) in buildBrJT() 285 .addUse(IndexReg); in buildBrJT() 853 .addUse(Addr) in buildAtomicCmpXchgWithSuccess() 854 .addUse(CmpVal) in buildAtomicCmpXchgWithSuccess() 855 .addUse(NewVal) in buildAtomicCmpXchgWithSuccess() 878 .addUse(Addr) in buildAtomicCmpXchg() 879 .addUse(CmpVal) in buildAtomicCmpXchg() 880 .addUse(NewVal) in buildAtomicCmpXchg()
|
| H A D | RegBankSelect.cpp | 164 .addUse(Src); in repairReg() 196 MergeBuilder.addUse(SrcReg); in repairReg() 205 UnMergeBuilder.addUse(MO.getReg()); in repairReg()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/VE/ |
| H A D | VEInstrInfo.cpp | 795 BuildMI(*MBB, MI, DL, MCID).addDef(VMXu).addUse(VMYu).addUse(VMZu); in expandPseudoLogM() 796 BuildMI(*MBB, MI, DL, MCID).addDef(VMXl).addUse(VMYl).addUse(VMZl); in expandPseudoLogM() 800 BuildMI(*MBB, MI, DL, MCID).addDef(VMXu).addUse(VMYu); in expandPseudoLogM() 801 BuildMI(*MBB, MI, DL, MCID).addDef(VMXl).addUse(VMYl); in expandPseudoLogM()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86CallLowering.cpp | 110 MIB.addUse(PhysReg, RegState::Implicit); in assignValueToReg() 366 MIB.addUse(X86::AL, RegState::Implicit); in lowerCall()
|
| H A D | X86FrameLowering.cpp | 1551 .addUse(MachineFramePtr) in emitPrologue() 1552 .addUse(X86::RIP) in emitPrologue() 1554 .addUse(X86::NoRegister) in emitPrologue() 1557 .addUse(X86::NoRegister); in emitPrologue() 1564 .addUse(MachineFramePtr) in emitPrologue() 1733 .addUse(X86::RSP) in emitPrologue() 1735 .addUse(X86::NoRegister) in emitPrologue() 1737 .addUse(X86::NoRegister) in emitPrologue() 1740 .addUse(X86::RSP) in emitPrologue() 2313 .addUse(MachineFramePtr) in emitEpilogue()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/GISel/ |
| H A D | PPCCallLowering.cpp | 52 MIB.addUse(PhysReg, RegState::Implicit); in assignValueToReg()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/IR/ |
| H A D | Value.h | 505 void addUse(Use &U) { U.addToList(&UseList); } in addUse() function 868 if (V) V->addUse(*this); in set()
|