Searched refs:ZIP2 (Results 1 – 7 of 7) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 198 ZIP2, enumerator
|
| H A D | AArch64SchedKryoDetails.td | 2329 (instregex "((TRN1|TRN2|ZIP1|UZP1|UZP2)v2i64|ZIP2(v2i64|v4i32|v8i16|v16i8))")>; 2365 (instregex "(UZP1|UZP2|ZIP1|ZIP2)(v2i32|v4i16|v8i8)")>;
|
| H A D | AArch64SchedFalkorDetails.td | 920 def : InstRW<[FalkorWr_1VXVY_1cyc], (instregex "^(TRN1|TRN2|ZIP1|UZP1|UZP2|ZIP2|XTN)(v2i32|v2i64|…
|
| H A D | AArch64SchedThunderX3T110.td | 1643 (instregex "^UZP1", "^UZP2", "^ZIP1", "^ZIP2")>;
|
| H A D | AArch64ISelLowering.cpp | 2380 MAKE_CASE(AArch64ISD::ZIP2) in getTargetNodeName() 5033 return DAG.getNode(AArch64ISD::ZIP2, dl, Op.getValueType(), in LowerINTRINSIC_WO_CHAIN() 11158 return DAG.getNode(AArch64ISD::ZIP2, dl, DAG.getVTList(VT, VT), OpLHS, in GeneratePerfectShuffle() 11558 unsigned Opc = (WhichResult == 0) ? AArch64ISD::ZIP1 : AArch64ISD::ZIP2; in LowerVECTOR_SHUFFLE() 11571 unsigned Opc = (WhichResult == 0) ? AArch64ISD::ZIP1 : AArch64ISD::ZIP2; in LowerVECTOR_SHUFFLE() 23814 DAG, VT, DAG.getNode(AArch64ISD::ZIP2, DL, ContainerVT, Op1, Op2)); in LowerFixedLengthVECTOR_SHUFFLEToSVE() 23824 DAG, VT, DAG.getNode(AArch64ISD::ZIP2, DL, ContainerVT, Op1, Op1)); in LowerFixedLengthVECTOR_SHUFFLEToSVE()
|
| H A D | AArch64SchedA64FX.td | 1696 (instregex "^UZP1", "^UZP2", "^ZIP1", "^ZIP2")>;
|
| H A D | AArch64InstrInfo.td | 646 def AArch64zip2 : SDNode<"AArch64ISD::ZIP2", SDT_AArch64Zip>; 5592 defm ZIP2 : SIMDZipVector<0b111, "zip2", AArch64zip2>;
|