Searched refs:StVal (Results 1 – 4 of 4) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorTypes.cpp | 6209 SDValue StVal = ST->getValue(); in WidenVecOp_STORE() local
6210 EVT StVT = StVal.getValueType(); in WidenVecOp_STORE()
6219 StVal = GetWidenedVector(StVal); in WidenVecOp_STORE()
6225 return DAG.getStoreVP(ST->getChain(), DL, StVal, ST->getBasePtr(), in WidenVecOp_STORE()
6227 EVL, StVal.getValueType(), ST->getMemOperand(), in WidenVecOp_STORE()
6239 SDValue StVal = ST->getValue(); in WidenVecOp_VP_STORE() local
6244 StVal = GetWidenedVector(StVal); in WidenVecOp_VP_STORE()
6257 assert(getTypeAction(StVal.getValueType()) == in WidenVecOp_VP_STORE()
6260 StVal = GetWidenedVector(StVal); in WidenVecOp_VP_STORE()
6264 StVal.getValueType().getVectorElementCount() && in WidenVecOp_VP_STORE()
[all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 1640 SDValue StVal = OutVals[OIdx]; in LowerCall() local
1646 if (PromoteScalarIntegerPTX(StVal.getValueType(), &PromotedVT)) { in LowerCall()
1649 StVal = DAG.getNode(Ext, dl, PromotedVT, StVal); in LowerCall()
1654 SDValue srcAddr = DAG.getNode(ISD::ADD, dl, PtrVT, StVal, in LowerCall()
1656 StVal = DAG.getLoad(EltVT, dl, TempChain, srcAddr, MachinePointerInfo(), in LowerCall()
1661 StVal = DAG.getNode(Outs[OIdx].Flags.isSExt() ? ISD::SIGN_EXTEND in LowerCall()
1663 dl, MVT::i32, StVal); in LowerCall()
1669 StVal = DAG.getNode(ISD::ANY_EXTEND, dl, MVT::i16, StVal); in LowerCall()
1673 StoreOperands.push_back(StVal); in LowerCall()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 15930 SDValue &StVal = Ops[Ops.size() - 2]; in TryCombineBaseUpdate() local
15931 StVal = DAG.getNode(ISD::BITCAST, dl, AlignedVecTy, StVal); in TryCombineBaseUpdate()
16426 SDValue StVal = St->getValue(); in PerformTruncatingStoreCombine() local
16427 EVT VT = StVal.getValueType(); in PerformTruncatingStoreCombine()
16455 SDValue WideVec = DAG.getNode(ISD::BITCAST, DL, WideVecVT, StVal); in PerformTruncatingStoreCombine()
16684 SDValue StVal = St->getValue(); in PerformSTORECombine() local
16685 EVT VT = StVal.getValueType(); in PerformSTORECombine()
16706 if (StVal.getNode()->getOpcode() == ARMISD::VMOVDRR && in PerformSTORECombine()
16707 StVal.getNode()->hasOneUse()) { in PerformSTORECombine()
16713 St->getChain(), DL, StVal.getNode()->getOperand(isBigEndian ? 1 : 0), in PerformSTORECombine()
[all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 18623 SDValue StVal = St.getValue(); in replaceZeroVectorStore() local
18624 EVT VT = StVal.getValueType(); in replaceZeroVectorStore()
18639 if (StVal.getOpcode() != ISD::BUILD_VECTOR) in replaceZeroVectorStore()
18645 if (!StVal.hasOneUse()) in replaceZeroVectorStore()
18662 SDValue EltVal = StVal.getOperand(I); in replaceZeroVectorStore()
18690 SDValue StVal = St.getValue(); in replaceSplatVectorStore() local
18691 EVT VT = StVal.getValueType(); in replaceSplatVectorStore()
18715 if (StVal.getOpcode() != ISD::INSERT_VECTOR_ELT) in replaceSplatVectorStore()
18720 SplatVal = StVal.getOperand(1); in replaceSplatVectorStore()
18721 else if (StVal.getOperand(1) != SplatVal) in replaceSplatVectorStore()
[all …]
|