| /openbsd-src/gnu/llvm/llvm/lib/Support/ |
| H A D | LEB128.cpp | 31 int Sign = Value >> (8 * sizeof(Value) - 1); in getSLEB128Size() local 37 IsMore = Value != Sign || ((Byte ^ Sign) & 0x40) != 0; in getSLEB128Size()
|
| /openbsd-src/lib/libcrypto/ |
| H A D | cert.pem | 26 Certificate Sign, CRL Sign 101 Certificate Sign, CRL Sign 170 Digital Signature, Certificate Sign, CRL Sign 231 Certificate Sign, CRL Sign 286 Certificate Sign, CRL Sign [all...] |
| /openbsd-src/gnu/llvm/llvm/lib/Analysis/ |
| H A D | CmpInstAnalysis.cpp | 40 Constant *llvm::getPredForICmpCode(unsigned Code, bool Sign, Type *OpTy, in getPredForICmpCode() argument 46 case 1: Pred = Sign ? ICmpInst::ICMP_SGT : ICmpInst::ICMP_UGT; break; in getPredForICmpCode() 48 case 3: Pred = Sign ? ICmpInst::ICMP_SGE : ICmpInst::ICMP_UGE; break; in getPredForICmpCode() 49 case 4: Pred = Sign ? ICmpInst::ICMP_SLT : ICmpInst::ICMP_ULT; break; in getPredForICmpCode() 51 case 6: Pred = Sign ? ICmpInst::ICMP_SLE : ICmpInst::ICMP_ULE; break; in getPredForICmpCode()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/Support/ |
| H A D | BCD.h | 37 uint8_t Sign = Ptr[ByteLen - 1] & 0x0f; variable 39 if (Sign == 0x0d || Sign == 0x0b)
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMAddressingModes.h | 647 uint8_t Sign = (Imm >> 7) & 0x1; in getFPImmFloat() local 656 I |= Sign << 31; in getFPImmFloat() 668 uint32_t Sign = Imm.lshr(15).getZExtValue() & 1; in getFP16Imm() local 683 return ((int)Sign << 7) | (Exp << 4) | Mantissa; in getFP16Imm() 706 uint32_t Sign = Imm.lshr(31).getZExtValue() & 1; in getFP32Imm() local 723 return ((int)Sign << 7) | (Exp << 4) | Mantissa; in getFP32Imm() 734 uint64_t Sign = Imm.lshr(63).getZExtValue() & 1; in getFP64Imm() local 751 return ((int)Sign << 7) | (Exp << 4) | Mantissa; in getFP64Imm()
|
| /openbsd-src/gnu/llvm/clang/lib/Basic/ |
| H A D | TargetID.cpp | 89 auto Sign = Splits.first.back(); in parseTargetIDWithFormatCheckingOnly() local 91 if (Sign != '+' && Sign != '-') in parseTargetIDWithFormatCheckingOnly() 93 bool IsOn = Sign == '+'; in parseTargetIDWithFormatCheckingOnly()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64AddressingModes.h | 347 uint8_t Sign = (Imm >> 7) & 0x1; in getFPImmFloat() local 357 I |= Sign << 31; in getFPImmFloat() 369 uint32_t Sign = Imm.lshr(15).getZExtValue() & 1; in getFP16Imm() local 384 return ((int)Sign << 7) | (Exp << 4) | Mantissa; in getFP16Imm() 395 uint32_t Sign = Imm.lshr(31).getZExtValue() & 1; in getFP32Imm() local 412 return ((int)Sign << 7) | (Exp << 4) | Mantissa; in getFP32Imm() 423 uint64_t Sign = Imm.lshr(63).getZExtValue() & 1; in getFP64Imm() local 440 return ((int)Sign << 7) | (Exp << 4) | Mantissa; in getFP64Imm()
|
| /openbsd-src/gnu/usr.bin/gcc/gcc/testsuite/g++.old-deja/g++.pt/ |
| H A D | mi1.C | 25 virtual void Sign() = 0; 49 void Sign() {} in Sign() function
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMMachineFunctionInfo.cpp | 40 if (const auto *Sign = mdconst::extract_or_null<ConstantInt>( in GetSignReturnAddress() local 42 if (Sign->getZExtValue()) { in GetSignReturnAddress()
|
| /openbsd-src/gnu/llvm/clang/include/clang/Serialization/ |
| H A D | SourceLocationEncoding.h | 99 UIntTy Sign = (V & (1 << (UIntBits - 1))) ? UIntTy(-1) : UIntTy(0); in zigZag() local 100 return Sign ^ (V << 1); in zigZag()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXInstrInfo.td | 2489 (ins LdStCode:$isVol, LdStCode:$addsp, LdStCode:$Vec, LdStCode:$Sign, 2491 "ld${isVol:volatile}${addsp:addsp}${Vec:vec}.${Sign:sign}$fromWidth " 2495 (ins LdStCode:$isVol, LdStCode:$addsp, LdStCode:$Vec, LdStCode:$Sign, 2497 "ld${isVol:volatile}${addsp:addsp}${Vec:vec}.${Sign:sign}$fromWidth " 2501 (ins LdStCode:$isVol, LdStCode:$addsp, LdStCode:$Vec, LdStCode:$Sign, 2503 "ld${isVol:volatile}${addsp:addsp}${Vec:vec}.${Sign:sign}$fromWidth " 2507 (ins LdStCode:$isVol, LdStCode:$addsp, LdStCode:$Vec, LdStCode:$Sign, 2509 "ld${isVol:volatile}${addsp:addsp}${Vec:vec}.${Sign:sign}$fromWidth " 2514 LdStCode:$Sign, i32imm:$fromWidth, Int64Regs:$addr, i32imm:$offset), 2515 "ld${isVol:volatile}${addsp:addsp}${Vec:vec}.${Sign:sign}$fromWidth " [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64MachineFunctionInfo.cpp | 46 if (const auto *Sign = mdconst::extract_or_null<ConstantInt>( in GetSignReturnAddress() local 48 if (Sign->getZExtValue()) { in GetSignReturnAddress()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | GCNRegPressure.cpp | 58 int Sign = 1; in inc() local 61 Sign = -1; in inc() 68 Value[Kind] += Sign; in inc() 77 Sign * SIRegisterInfo::getNumCoveredRegs(~PrevMask & NewMask); in inc() 81 Value[Kind] += Sign * MRI.getPressureSets(Reg).getWeight(); in inc()
|
| H A D | AMDGPUISelLowering.cpp | 1687 bool Sign) const { in LowerDIVREM24() 1706 if (Sign) in LowerDIVREM24() 1709 ISD::NodeType ToFp = Sign ? ISD::SINT_TO_FP : ISD::UINT_TO_FP; in LowerDIVREM24() 1710 ISD::NodeType ToInt = Sign ? ISD::FP_TO_SINT : ISD::FP_TO_UINT; in LowerDIVREM24() 1714 if (Sign) { in LowerDIVREM24() 1786 if (Sign) { in LowerDIVREM24() 2448 SDValue Sign; in LowerINT_TO_FP32() local 2489 Sign = DAG.getNode(ISD::SRA, SL, MVT::i64, Src, in LowerINT_TO_FP32() 2493 DAG.getNode(ISD::ADD, SL, MVT::i64, Src, Sign), Sign); in LowerINT_TO_FP32() 2533 Sign = DAG.getNode(ISD::SHL, SL, MVT::i32, in LowerINT_TO_FP32() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Transforms/Utils/ |
| H A D | SimplifyIndVar.cpp | 1017 enum class ExtendKind { Zero, Sign, Unknown }; enumerator 1174 ExtendKindMap[OrigPhi] = WI.IsSigned ? ExtendKind::Sign : ExtendKind::Zero; in WidenIV() 1227 bool IsSigned = getExtendKind(NarrowDef) == ExtendKind::Sign; in cloneBitwiseIVUser() 1292 bool SignExtend = getExtendKind(NarrowDef) == ExtendKind::Sign; in cloneArithmeticIVUser() 1364 if (ExtKind == ExtendKind::Sign && OBO->hasNoSignedWrap()) in getExtendedOperandRecurrence() 1416 ExtKind = ExtendKind::Sign; in getWideRecurrence() 1421 } else if (getExtendKind(DU.NarrowDef) == ExtendKind::Sign) { in getWideRecurrence() 1423 ExtKind = ExtendKind::Sign; in getWideRecurrence() 1470 bool IsSigned = getExtendKind(DU.NarrowDef) == ExtendKind::Sign; in widenLoopCompare() 1535 bool CanSignExtend = ExtKind == ExtendKind::Sign && OBO->hasNoSignedWrap(); in widenWithVariantUse() [all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARC/ |
| H A D | ARCOptAddrMode.cpp | 135 int64_t Sign = 1; in isAddConstantOp() local 138 Sign = -1; in isAddConstantOp() 142 Amount = Sign * MI.getOperand(2).getImm(); in isAddConstantOp()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/Analysis/ |
| H A D | CmpInstAnalysis.h | 54 Constant *getPredForICmpCode(unsigned Code, bool Sign, Type *OpTy,
|
| /openbsd-src/gnu/llvm/clang/include/clang/Basic/ |
| H A D | Specifiers.h | 104 /*DeclSpec::TSS*/ unsigned Sign : 2; member
|
| /openbsd-src/gnu/usr.bin/gcc/gcc/config/i386/ |
| H A D | i386-modes.def | 27 Overflow flag to be unset. Sign bit test is used instead and
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARC/Disassembler/ |
| H A D | ARCDisassembler.cpp | 341 Field Sign = fieldFromInstruction(Insn, 5, 1) ? -1 : 1; in DecodeSOPwithRS12() local 342 Field Result = Sign * ((Upper << 6) + Lower); in DecodeSOPwithRS12()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | ExpandLargeFpConvert.cpp | 162 Value *Sign = Builder.CreateSelect(PosOrNeg, ConstantInt::getSigned(IntTy, 1), in expandFPToI() local 199 Value *Mul = Builder.CreateMul(Shr14, Sign); in expandFPToI() 208 Value *Mul16 = Builder.CreateMul(Shl, Sign); in expandFPToI()
|
| /openbsd-src/gnu/gcc/gcc/config/i386/ |
| H A D | i386-modes.def | 44 Overflow flag to be unset. Sign bit test is used instead and
|
| /openbsd-src/gnu/llvm/llvm/lib/BinaryFormat/ |
| H A D | Dwarf.cpp | 238 StringRef llvm::dwarf::DecimalSignString(unsigned Sign) { in DecimalSignString() argument 239 switch (Sign) { in DecimalSignString()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/ |
| H A D | README_P9.txt | 51 - Vector Extend Sign: vextsb2w vextsh2w vextsb2d vextsh2d vextsw2d 153 - Decimal Copy-Sign/Set-Sign: bcdcpsgn. bcdsetsgn. 174 - QP Copy Sign: xscpsgnqp
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | BitTracker.cpp | 542 BitValue Sign = Res[W-1]; in eASR() local 544 Res.fill(W-Sh, W, Sign); in eASR() 668 BitValue Sign = Res[FromN-1]; in eSXT() local 670 Res.fill(FromN, W, Sign); in eSXT()
|