| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | IntrinsicLowering.cpp | 193 Value *ShVal = ConstantInt::get(V->getType(), i); in LowerCTLZ() local
194 ShVal = Builder.CreateLShr(V, ShVal, "ctlz.sh"); in LowerCTLZ()
195 V = Builder.CreateOr(V, ShVal, "ctlz.step"); in LowerCTLZ()
|
| /openbsd-src/gnu/llvm/llvm/lib/Transforms/Utils/ |
| H A D | VNCoercion.cpp | 544 Value *ShVal = Builder.CreateShl( in getMemInstValueForLoad() local
546 Val = Builder.CreateOr(Val, ShVal); in getMemInstValueForLoad()
552 Value *ShVal = in getMemInstValueForLoad() local
554 Val = Builder.CreateOr(OneElt, ShVal); in getMemInstValueForLoad()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonLoopIdiomRecognition.cpp | 1439 Value *ShAmt = CIV, *ShVal = Op; in convertShiftsToLeft() local
1440 auto *VTy = cast<IntegerType>(ShVal->getType()); in convertShiftsToLeft()
1443 ShVal = IRB.CreateShl(Op, ConstantInt::get(VTy, 1)); in convertShiftsToLeft()
1448 ShVal = upcast(CastMap, IRB, ShVal, ATy); in convertShiftsToLeft()
1453 W = IRB.CreateShl(ShVal, ShAmt); in convertShiftsToLeft()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 542 unsigned ShVal = AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt); in SelectArithImmed() local
545 Shift = CurDAG->getTargetConstant(ShVal, dl, MVT::i32); in SelectArithImmed()
720 unsigned ShVal = AArch64_AM::getShifterImm(AArch64_AM::LSL, LowZBits); in SelectShiftedRegisterFromAnd() local
721 Shift = CurDAG->getTargetConstant(ShVal, DL, MVT::i32); in SelectShiftedRegisterFromAnd()
744 unsigned ShVal = AArch64_AM::getShifterImm(ShType, Val); in SelectShiftedRegister() local
747 Shift = CurDAG->getTargetConstant(ShVal, SDLoc(N), MVT::i32); in SelectShiftedRegister()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 2269 SDValue ShVal = N.getOperand(0); in matchAddressRecursively() local
2274 if (CurDAG->isBaseWithConstantOffset(ShVal)) { in matchAddressRecursively()
2275 AM.IndexReg = ShVal.getOperand(0); in matchAddressRecursively()
2276 auto *AddVal = cast<ConstantSDNode>(ShVal.getOperand(1)); in matchAddressRecursively()
2282 AM.IndexReg = ShVal; in matchAddressRecursively()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 2395 uint64_t ShVal = ShAmtC->getZExtValue(); in SimplifyDemandedBits() local
2399 HighBits.lshrInPlace(ShVal); in SimplifyDemandedBits()
2406 ShVal, dl, getShiftAmountTy(VT, DL, TLO.LegalTypes())); in SimplifyDemandedBits()
2498 unsigned ShVal = Op.getValueSizeInBits() - 1; in SimplifyDemandedBits() local
2499 SDValue ShAmt = TLO.DAG.getConstant(ShVal, dl, VT); in SimplifyDemandedBits()
7632 SDValue ShVal; in expandROT() local
7639 ShVal = DAG.getNode(ShOpc, DL, VT, Op0, ShAmt); in expandROT()
7647 ShVal = DAG.getNode(ShOpc, DL, VT, Op0, ShAmt); in expandROT()
7653 return DAG.getNode(ISD::OR, DL, VT, ShVal, HsVal); in expandROT()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 5992 Register ShVal; in lowerRotate() local
5999 ShVal = MIRBuilder.buildInstr(ShOpc, {DstTy}, {Src, ShAmt}).getReg(0); in lowerRotate()
6008 ShVal = MIRBuilder.buildInstr(ShOpc, {DstTy}, {Src, ShAmt}).getReg(0); in lowerRotate()
6015 MIRBuilder.buildOr(Dst, ShVal, RevShiftVal); in lowerRotate()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 6008 unsigned ShVal = AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt); in select12BitValueWithLeftShift() local
6011 [=](MachineInstrBuilder &MIB) { MIB.addImm(ShVal); }, in select12BitValueWithLeftShift()
|