| /openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 9883 SDValue Setcc = Cond.getOperand(0); in tryDemorganOfBooleanCondition() local
9886 if (Setcc.getOpcode() != ISD::SETCC) in tryDemorganOfBooleanCondition()
9887 std::swap(Setcc, Xor); in tryDemorganOfBooleanCondition()
9889 if (Setcc.getOpcode() != ISD::SETCC || !Setcc.hasOneUse() || in tryDemorganOfBooleanCondition()
9908 EVT SetCCOpVT = Setcc.getOperand(0).getValueType(); in tryDemorganOfBooleanCondition()
9912 ISD::CondCode CCVal = cast<CondCodeSDNode>(Setcc.getOperand(2))->get(); in tryDemorganOfBooleanCondition()
9915 Setcc = DAG.getSetCC(SDLoc(Setcc), VT, Setcc.getOperand(0), in tryDemorganOfBooleanCondition()
9916 Setcc.getOperand(1), CCVal); in tryDemorganOfBooleanCondition()
9917 } else if (CCVal == ISD::SETLT && isNullConstant(Setcc.getOperand(0))) { in tryDemorganOfBooleanCondition()
9919 Setcc = DAG.getSetCC(SDLoc(Setcc), VT, Setcc.getOperand(1), in tryDemorganOfBooleanCondition()
[all …]
|
| H A D | RISCVInstrInfoD.td | 309 /// Setcc
|
| H A D | RISCVInstrInfoZfh.td | 309 /// Setcc
|
| H A D | RISCVInstrInfoF.td | 558 /// Setcc
|
| H A D | RISCVInstrInfo.td | 1321 /// Setcc
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchFloat32InstrInfo.td | 163 /// Setcc
|
| H A D | LoongArchFloat64InstrInfo.td | 167 /// Setcc
|
| H A D | LoongArchInstrInfo.td | 956 /// Setcc
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 561 bool tryVPTESTM(SDNode *Root, SDValue Setcc, SDValue Mask);
4554 bool X86DAGToDAGISel::tryVPTESTM(SDNode *Root, SDValue Setcc, in tryVPTESTM() argument
4557 assert(Setcc.getSimpleValueType().getVectorElementType() == MVT::i1 && in tryVPTESTM()
4561 ISD::CondCode CC = cast<CondCodeSDNode>(Setcc.getOperand(2))->get(); in tryVPTESTM()
4565 SDValue SetccOp0 = Setcc.getOperand(0); in tryVPTESTM()
4566 SDValue SetccOp1 = Setcc.getOperand(1); in tryVPTESTM()
4653 MVT ResVT = Setcc.getSimpleValueType(); in tryVPTESTM()
|
| H A D | X86ScheduleBtVer2.td | 230 def : WriteRes<WriteSETCC, [JALU01]>; // Setcc.
|
| H A D | X86ScheduleBdVer2.td | 493 def : WriteRes<WriteSETCC, [PdEX01]>; // Setcc.
|
| H A D | X86SchedSandyBridge.td | 179 def : WriteRes<WriteSETCC, [SBPort05]>; // Setcc.
|
| H A D | X86SchedSkylakeClient.td | 167 def : WriteRes<WriteSETCC, [SKLPort06]>; // Setcc.
|
| H A D | X86SchedBroadwell.td | 184 def : WriteRes<WriteSETCC, [BWPort06]>; // Setcc.
|
| H A D | X86SchedHaswell.td | 186 def : WriteRes<WriteSETCC, [HWPort06]>; // Setcc.
|
| H A D | X86SchedSkylakeServer.td | 168 def : WriteRes<WriteSETCC, [SKXPort06]>; // Setcc.
|
| H A D | X86SchedIceLake.td | 176 def : WriteRes<WriteSETCC, [ICXPort06]>; // Setcc.
|
| H A D | X86ISelLowering.cpp | 44426 SDValue Setcc = DAG.getSetCC(DL, SetccVT, Movmsk, CmpC, CondCode); in combinePredicateReduction() local
44427 SDValue Zext = DAG.getZExtOrTrunc(Setcc, DL, ExtractVT); in combinePredicateReduction()
53014 SDValue Setcc = DAG.getNode(X86ISD::SETCC_CARRY, DL, VT, N0->getOperand(0), in combineSext() local
53017 DCI.CombineTo(N, Setcc); in combineSext()
53021 N0.getValueType(), Setcc); in combineSext()
53171 SDValue Setcc = DAG.getNode(X86ISD::SETCC_CARRY, dl, VT, N0->getOperand(0), in combineZext() local
53174 DCI.CombineTo(N, Setcc); in combineZext()
53178 N0.getValueType(), Setcc); in combineZext()
53532 SDValue Setcc = DAG.getSetCC(DL, OpVT, LHS, RHS, CC); in combineSetCC() local
53533 return DAG.getNode(ISD::TRUNCATE, DL, VT, Setcc); in combineSetCC()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 6140 SDValue Setcc = DAG.getSetCC(DL, CCVT, NewAnd, Zero, ISD::SETEQ); in combineShiftAnd1ToBitTest() local
6141 return DAG.getZExtOrTrunc(Setcc, DL, VT); in combineShiftAnd1ToBitTest()
|