Searched refs:RBIT (Results 1 – 13 of 13) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64SchedCyclone.td | 152 // CLS,CLZ,RBIT,REV,REV16,REV32 504 // CLS,CLZ,CNT,RBIT,REV16,REV32,REV64,XTN
|
| H A D | AArch64SchedFalkorDetails.td | 922 def : InstRW<[FalkorWr_1VXVY_2cyc], (instregex "^(CLS|CLZ|CNT|RBIT)(v2i32|v4i16|v8i8)$")>; 944 def : InstRW<[FalkorWr_2VXVY_2cyc], (instregex "^(CLS|CLZ|CNT|RBIT)(v4i32|v8i16|v16i8)$")>; 1207 def : InstRW<[FalkorWr_1XYZ_2cyc], (instregex "^(CLS|CLZ|RBIT|REV|REV16|REV32)(W|X)r$")>;
|
| H A D | AArch64SchedTSV110.td | 434 def : InstRW<[TSV110Wr_1cyc_1ALUAB], (instregex "^(CLS|CLZ|RBIT|REV(16|32)?)(W|X)r$")>;
|
| H A D | AArch64SchedAmpere1.td | 988 (instregex "(RBIT|REV|REV16)(W|X)r", "REV32Xr")>;
|
| H A D | AArch64SchedNeoverseN2.td | 1642 def : InstRW<[N2Write_2cyc_1V], (instregex "^(CLS|CLZ|CNT|RBIT)_ZPmZ_[BHSD]$")>;
|
| H A D | AArch64InstrInfo.td | 2266 defm RBIT : OneOperandData<0b000000, "rbit", bitreverse>; 4616 defm RBIT : SIMDTwoVectorB<1, 0b01, 0b00101, "rbit", bitreverse>;
|
| H A D | AArch64ISelLowering.cpp | 8702 SDValue RBIT = DAG.getNode(ISD::BITREVERSE, DL, VT, Op.getOperand(0)); in LowerCTTZ() local 8703 return DAG.getNode(ISD::CTLZ, DL, VT, RBIT); in LowerCTTZ()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMScheduleM7.td | 393 (instregex "t2(RBIT|REV)", "tREV")>;
|
| H A D | ARMScheduleSwift.td | 131 // CLZ,RBIT,REV,REV16,REVSH,PKH
|
| H A D | ARMScheduleR52.td | 338 (instregex "t2LDC", "RBIT", "REV", "REV16", "REVSH", "RRX")>;
|
| H A D | ARMScheduleA9.td | 115 // CLZ, RBIT, etc.
|
| H A D | ARMInstrInfo.td | 4749 def RBIT : AMiscA1I<0b01101111, 0b0011, (outs GPR:$Rd), (ins GPR:$Rm),
|
| /openbsd-src/gnu/llvm/clang/include/clang/Basic/ |
| H A D | arm_neon.td | 825 def RBIT : IInst<"vrbit", "..", "cUcPcQcQUcQPc">;
|