Home
last modified time | relevance | path

Searched refs:Opcode0 (Results 1 – 11 of 11) sorted by relevance

/openbsd-src/gnu/llvm/llvm/tools/llvm-readobj/
H A DARMEHABIPrinter.h111 uint8_t Opcode0 = Opcodes[OI++ ^ 3]; in Decode_1000iiii_iiiiiiii() local
114 uint16_t GPRMask = (Opcode1 << 4) | ((Opcode0 & 0x0f) << 12); in Decode_1000iiii_iiiiiiii()
117 Opcode0, Opcode1, GPRMask ? "pop " : "refuse to unwind"); in Decode_1000iiii_iiiiiiii()
158 uint8_t Opcode0 = Opcodes[OI++ ^ 3]; in Decode_10110001_0000iiii() local
161 SW.startLine() << format("0x%02X 0x%02X ; %s", Opcode0, Opcode1, in Decode_10110001_0000iiii()
186 uint8_t Opcode0 = Opcodes[OI++ ^ 3]; in Decode_10110011_sssscccc() local
188 SW.startLine() << format("0x%02X 0x%02X ; pop ", Opcode0, Opcode1); in Decode_10110011_sssscccc()
209 uint8_t Opcode0 = Opcodes[OI++ ^ 3]; in Decode_11000110_sssscccc() local
211 SW.startLine() << format("0x%02X 0x%02X ; pop ", Opcode0, Opcode1); in Decode_11000110_sssscccc()
219 uint8_t Opcode0 = Opcodes[OI++ ^ 3]; in Decode_11000111_0000iiii() local
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/X86/
H A DX86TargetTransformInfo.h255 bool isLegalAltInstr(VectorType *VecTy, unsigned Opcode0, unsigned Opcode1,
H A DX86TargetTransformInfo.cpp6005 bool X86TTIImpl::isLegalAltInstr(VectorType *VecTy, unsigned Opcode0, in isLegalAltInstr() argument
6022 unsigned Opc = OpcodeMask.test(Lane) ? Opcode1 : Opcode0; in isLegalAltInstr()
H A DX86ISelLowering.cpp39800 unsigned Opcode0 = BC0.getOpcode(); in canonicalizeShuffleMaskWithHorizOp() local
39802 return V.getOpcode() != Opcode0 || V.getValueType() != VT0; in canonicalizeShuffleMaskWithHorizOp()
39806 bool isHoriz = (Opcode0 == X86ISD::FHADD || Opcode0 == X86ISD::HADD || in canonicalizeShuffleMaskWithHorizOp()
39807 Opcode0 == X86ISD::FHSUB || Opcode0 == X86ISD::HSUB); in canonicalizeShuffleMaskWithHorizOp()
39808 bool isPack = (Opcode0 == X86ISD::PACKSS || Opcode0 == X86ISD::PACKUS); in canonicalizeShuffleMaskWithHorizOp()
39843 if (Src1.getOpcode() == Opcode0 && Src0->isOnlyUserOf(Src1.getNode())) in canonicalizeShuffleMaskWithHorizOp()
39852 SDValue LHS = DAG.getNode(Opcode0, DL, SrcVT, M0, M1); in canonicalizeShuffleMaskWithHorizOp()
39853 SDValue RHS = DAG.getNode(Opcode0, DL, SrcVT, M2, M3); in canonicalizeShuffleMaskWithHorizOp()
39854 return DAG.getNode(Opcode0, DL, VT0, LHS, RHS); in canonicalizeShuffleMaskWithHorizOp()
39884 SDValue Res = DAG.getNode(Opcode0, DL, VT0, LHS, RHS); in canonicalizeShuffleMaskWithHorizOp()
[all …]
/openbsd-src/gnu/llvm/llvm/include/llvm/Analysis/
H A DTargetTransformInfo.h678 bool isLegalAltInstr(VectorType *VecTy, unsigned Opcode0, unsigned Opcode1,
1660 virtual bool isLegalAltInstr(VectorType *VecTy, unsigned Opcode0,
2111 bool isLegalAltInstr(VectorType *VecTy, unsigned Opcode0, unsigned Opcode1, in isLegalAltInstr() argument
2113 return Impl.isLegalAltInstr(VecTy, Opcode0, Opcode1, OpcodeMask); in isLegalAltInstr()
H A DTargetTransformInfoImpl.h286 bool isLegalAltInstr(VectorType *VecTy, unsigned Opcode0, unsigned Opcode1, in isLegalAltInstr() argument
/openbsd-src/gnu/llvm/llvm/lib/Analysis/
H A DTargetTransformInfo.cpp423 VectorType *VecTy, unsigned Opcode0, unsigned Opcode1, in isLegalAltInstr() argument
425 return TTIImpl->isLegalAltInstr(VecTy, Opcode0, Opcode1, OpcodeMask); in isLegalAltInstr()
/openbsd-src/gnu/llvm/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp2403 unsigned Opcode0 = C.Op0.getOpcode(); in shouldSwapCmpOperands() local
2404 if (C.ICmpType != SystemZICMP::UnsignedOnly && Opcode0 == ISD::SIGN_EXTEND) in shouldSwapCmpOperands()
2406 if (C.ICmpType != SystemZICMP::SignedOnly && Opcode0 == ISD::ZERO_EXTEND) in shouldSwapCmpOperands()
2409 Opcode0 == ISD::AND && in shouldSwapCmpOperands()
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp5131 unsigned Opcode0 = isSignedMinMax(N0, N1, N2, N3, CC); in isSaturatingMinMax() local
5132 if (!Opcode0) in isSaturatingMinMax()
5166 if (!Opcode1 || Opcode0 == Opcode1) in isSaturatingMinMax()
5169 ConstantSDNode *MinCOp = isConstOrConstSplat(Opcode0 == ISD::SMIN ? N1 : N01); in isSaturatingMinMax()
5170 ConstantSDNode *MaxCOp = isConstOrConstSplat(Opcode0 == ISD::SMIN ? N01 : N1); in isSaturatingMinMax()
/openbsd-src/gnu/llvm/llvm/lib/Transforms/Vectorize/
H A DSLPVectorizer.cpp4148 unsigned Opcode0 = TE->getOpcode(); in reorderTopToBottom() local
4156 if (TTIRef.isLegalAltInstr(VecTy, Opcode0, Opcode1, OpcodeMask)) { in reorderTopToBottom()
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp15098 unsigned Opcode0 = SUB->getOperand(0).getOpcode(); in performVecReduceAddCombineWithUADDLP() local
15107 if (Opcode0 == ISD::ZERO_EXTEND && Opcode1 == ISD::ZERO_EXTEND) { in performVecReduceAddCombineWithUADDLP()
15109 } else if (Opcode0 == ISD::SIGN_EXTEND && Opcode1 == ISD::SIGN_EXTEND) { in performVecReduceAddCombineWithUADDLP()