Home
last modified time | relevance | path

Searched refs:OpCode (Results 1 – 25 of 43) sorted by relevance

12

/openbsd-src/gnu/llvm/llvm/lib/Target/DirectX/
H A DDXILOpBuilder.h32 CallInst *createDXILOpCall(dxil::OpCode OpCode, Type *OverloadTy,
34 Type *getOverloadTy(dxil::OpCode OpCode, FunctionType *FT,
36 static const char *getOpCodeName(dxil::OpCode DXILOp);
H A DDXILOpBuilder.cpp128 dxil::OpCode OpCode; member
237 static FunctionCallee getOrCreateDXILOpFunction(dxil::OpCode DXILOp, in getOrCreateDXILOpFunction()
260 CallInst *DXILOpBuilder::createDXILOpCall(dxil::OpCode OpCode, Type *OverloadTy, in createDXILOpCall() argument
262 auto Fn = getOrCreateDXILOpFunction(OpCode, OverloadTy, M); in createDXILOpCall()
264 FullArgs.emplace_back(B.getInt32((int32_t)OpCode)); in createDXILOpCall()
269 Type *DXILOpBuilder::getOverloadTy(dxil::OpCode OpCode, FunctionType *FT, in getOverloadTy() argument
272 const OpCodeProperty *Prop = getOpCodeProperty(OpCode); in getOverloadTy()
320 const char *DXILOpBuilder::getOpCodeName(dxil::OpCode DXILOp) { in getOpCodeName()
H A DDXILOpLowering.cpp32 static void lowerIntrinsic(dxil::OpCode DXILOp, Function &F, Module &M) { in lowerIntrinsic()
/openbsd-src/gnu/llvm/llvm/include/llvm/IR/
H A DInstruction.h186 static const char* getOpcodeName(unsigned OpCode);
188 static inline bool isTerminator(unsigned OpCode) {
189 return OpCode >= TermOpsBegin && OpCode < TermOpsEnd;
229 static inline bool isCast(unsigned OpCode) {
230 return OpCode >= CastOpsBegin && OpCode < CastOpsEnd;
234 static inline bool isFuncletPad(unsigned OpCode) {
235 return OpCode >= FuncletPadOpsBegin && OpCode < FuncletPadOpsEnd;
239 static inline bool isExceptionalTerminator(unsigned OpCode) {
240 switch (OpCode) {
/openbsd-src/gnu/llvm/llvm/tools/obj2yaml/
H A Dmacho2yaml.cpp376 for (auto OpCode = RebaseOpcodes.begin(); OpCode != RebaseOpcodes.end(); in dumpRebaseOpcodes() local
377 ++OpCode) { in dumpRebaseOpcodes()
380 static_cast<MachO::RebaseOpcode>(*OpCode & MachO::REBASE_OPCODE_MASK); in dumpRebaseOpcodes()
381 RebaseOp.Imm = *OpCode & MachO::REBASE_IMMEDIATE_MASK; in dumpRebaseOpcodes()
389 ULEB = decodeULEB128(OpCode + 1, &Count); in dumpRebaseOpcodes()
391 OpCode += Count; in dumpRebaseOpcodes()
399 ULEB = decodeULEB128(OpCode + 1, &Count); in dumpRebaseOpcodes()
401 OpCode += Count; in dumpRebaseOpcodes()
424 for (auto OpCode = OpcodeBuffer.begin(); OpCode != OpcodeBuffer.end(); in dumpBindOpcodes() local
425 ++OpCode) { in dumpBindOpcodes()
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/ARM/
H A DARMBranchTargets.cpp110 unsigned OpCode = ARM::t2BTI; in addBTI() local
124 OpCode = ARM::t2PACBTI; in addBTI()
133 << (OpCode == ARM::t2BTI ? "BTI" : "PACBTI") in addBTI()
136 BuildMI(MBB, MBBI, MBB.findDebugLoc(MBBI), TII.get(OpCode)) in addBTI()
/openbsd-src/gnu/llvm/llvm/bindings/python/llvm/tests/
H A Dtest_core.py9 from ..core import OpCode
119 inst_list = [('arg1', OpCode.ExtractValue),
120 ('arg2', OpCode.ExtractValue),
121 ('', OpCode.Call),
122 ('', OpCode.Ret)]
H A Dtest_bitreader.py4 from ..core import OpCode
/openbsd-src/gnu/llvm/llvm/lib/Target/SPIRV/MCTargetDesc/
H A DSPIRVInstPrinter.cpp72 const unsigned OpCode = MI->getOpcode(); in printInst() local
75 if (OpCode == SPIRV::OpDecorate) { in printInst()
77 } else if (OpCode == SPIRV::OpExtInstImport) { in printInst()
79 } else if (OpCode == SPIRV::OpExtInst) { in printInst()
83 const MCInstrDesc &MCDesc = MII.get(OpCode); in printInst()
93 switch (OpCode) { in printInst()
123 switch (OpCode) { in printInst()
H A DSPIRVMCCodeEmitter.cpp110 const uint64_t OpCode = getBinaryCodeForInstr(MI, Fixups, STI); in encodeInstruction() local
112 const uint32_t FirstWord = (NumWords << 16) | OpCode; in encodeInstruction()
/openbsd-src/gnu/llvm/clang/lib/StaticAnalyzer/Checkers/
H A DMacOSKeychainAPIChecker.cpp515 BinaryOperator::Opcode OpCode = CondBSE->getOpcode(); in evalAssume() local
516 if (OpCode != BO_EQ && OpCode != BO_NE) in evalAssume()
524 bool ErrorIsReturned = (OpCode == BO_EQ && RHS != NoErr) || in evalAssume()
525 (OpCode == BO_NE && RHS == NoErr); in evalAssume()
H A DCheckObjCDealloc.cpp414 BinaryOperator::Opcode OpCode = CondBSE->getOpcode(); in evalAssume() local
416 if (OpCode != BO_EQ) in evalAssume()
419 if (OpCode != BO_NE) in evalAssume()
/openbsd-src/gnu/llvm/llvm/bindings/python/llvm/
H A Dbit_reader.py8 from .core import OpCode
H A Dcore.py84 class OpCode(LLVMEnumeration): class
90 super(OpCode, self).__init__(name, value)
428 return OpCode.from_value(lib.LLVMGetInstructionOpcode(self))
599 (OpCode, enumerations.OpCodes),
/openbsd-src/gnu/llvm/llvm/lib/Target/XCore/
H A DXCoreRegisterInfo.cpp168 unsigned OpCode = MI.getOpcode(); in InsertSPConstInst() local
171 if (OpCode==XCore::STWFI) { in InsertSPConstInst()
181 switch (OpCode) { in InsertSPConstInst()
/openbsd-src/gnu/llvm/llvm/lib/Transforms/Utils/
H A DSimplifyIndVar.cpp1101 unsigned OpCode) const;
1325 unsigned OpCode) const { in getSCEVByOpCode()
1326 switch (OpCode) { in getSCEVByOpCode()
1348 const unsigned OpCode = DU.NarrowUse->getOpcode(); in getExtendedOperandRecurrence() local
1350 if (OpCode != Instruction::Add && OpCode != Instruction::Sub && in getExtendedOperandRecurrence()
1351 OpCode != Instruction::Mul) in getExtendedOperandRecurrence()
1386 dyn_cast<SCEVAddRecExpr>(getSCEVByOpCode(lhs, rhs, OpCode)); in getExtendedOperandRecurrence()
1520 const unsigned OpCode = NarrowUse->getOpcode(); in widenWithVariantUse() local
1522 if (OpCode != Instruction::Add && OpCode != Instruction::Sub && in widenWithVariantUse()
1523 OpCode != Instruction::Mul) in widenWithVariantUse()
[all …]
/openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/
H A DMIRFormatter.h46 virtual bool parseImmMnemonic(const unsigned OpCode, const unsigned OpIdx, in parseImmMnemonic() argument
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/MIRParser/
H A DMIParser.cpp139 unsigned &OpCode) { in parseInstrName() argument
144 OpCode = InstrInfo->getValue(); in parseInstrName()
491 bool parseMachineOperand(const unsigned OpCode, const unsigned OpIdx,
494 bool parseMachineOperandAndTargetFlags(const unsigned OpCode,
516 bool parseTargetImmMnemonic(const unsigned OpCode, const unsigned OpIdx,
544 bool parseInstruction(unsigned &OpCode, unsigned &Flags);
1038 unsigned OpCode, Flags = 0; in parse() local
1039 if (Token.isError() || parseInstruction(OpCode, Flags)) in parse()
1053 if (parseMachineOperandAndTargetFlags(OpCode, Operands.size(), MO, TiedDefIdx)) in parse()
1143 const auto &MCID = MF.getSubtarget().getInstrInfo()->get(OpCode); in parse()
[all …]
/openbsd-src/gnu/llvm/llvm/lib/IR/
H A DValue.cpp60 unsigned OpCode = 0; in Value() local
62 OpCode = SubclassID - InstructionVal; in Value()
63 if (OpCode == Instruction::Call || OpCode == Instruction::Invoke || in Value()
64 OpCode == Instruction::CallBr) in Value()
/openbsd-src/gnu/llvm/llvm/lib/Target/SPIRV/
H A DSPIRVModuleAnalysis.cpp338 const unsigned OpCode = MI.getOpcode(); in processOtherInstrs() local
339 if (OpCode == SPIRV::OpName || OpCode == SPIRV::OpMemberName) { in processOtherInstrs()
341 } else if (OpCode == SPIRV::OpEntryPoint) { in processOtherInstrs()
350 } else if (OpCode == SPIRV::OpFunction) { in processOtherInstrs()
352 } else if (OpCode == SPIRV::OpTypeForwardPointer) { in processOtherInstrs()
/openbsd-src/gnu/llvm/llvm/lib/DebugInfo/DWARF/
H A DDWARFExpression.cpp110 static DWARFExpression::Operation::Description getOpDesc(unsigned OpCode) { in getOpDesc() argument
114 if (OpCode >= Descriptions.size()) in getOpDesc()
116 return Descriptions[OpCode]; in getOpDesc()
/openbsd-src/gnu/llvm/llvm/lib/DebugInfo/PDB/Native/
H A DNativeFunctionSymbol.cpp69 switch (Annot.OpCode) { in inlineSiteContainsAddress()
/openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/MIRParser/
H A DMIParser.h102 bool parseInstrName(StringRef InstrName, unsigned &OpCode);
/openbsd-src/gnu/llvm/llvm/lib/Target/Mips/AsmParser/
H A DMipsAsmParser.cpp3668 unsigned OpCode = 0; in expandBranchImm() local
3671 OpCode = Mips::BNE; in expandBranchImm()
3674 OpCode = Mips::BEQ; in expandBranchImm()
3677 OpCode = Mips::BEQL; in expandBranchImm()
3681 OpCode = Mips::BNEL; in expandBranchImm()
3692 TOut.emitRRX(OpCode, DstRegOp.getReg(), Mips::ZERO, in expandBranchImm()
3696 TOut.emitRRX(OpCode, DstRegOp.getReg(), Mips::ZERO, MemOffsetOp, IDLoc, in expandBranchImm()
3710 TOut.emitRRX(OpCode, DstRegOp.getReg(), ATReg, in expandBranchImm()
3714 TOut.emitRRX(OpCode, DstRegOp.getReg(), ATReg, MemOffsetOp, IDLoc, STI); in expandBranchImm()
3732 unsigned OpCode = Inst.getOpcode(); in expandMem16Inst() local
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCInstrInfo.cpp968 const unsigned OpCode = MCI.getOpcode(); in requiresSlot() local
970 const bool NoSlotReqd = Hexagon::A4_ext == OpCode || in requiresSlot()
971 (IsTiny && Hexagon::A2_nop == OpCode) || in requiresSlot()
972 (IsTiny && Hexagon::J4_hintjumpr == OpCode); in requiresSlot()

12