Searched refs:NewSub (Results 1 – 5 of 5) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/Transforms/InstCombine/ |
| H A D | InstCombineAddSub.cpp | 2232 Value *NewSub = SubBuilder(OtherHandOfSubIsTrueVal ? FalseVal : TrueVal); in visitSub() local
2235 SelectInst::Create(Cond, OtherHandOfSubIsTrueVal ? Zero : NewSub, in visitSub()
2236 OtherHandOfSubIsTrueVal ? NewSub : Zero); in visitSub()
2572 Value *NewSub = Builder.CreateFSubFMF(Y, X, &I); in visitFSub() local
2573 return BinaryOperator::CreateFAddFMF(Op0, NewSub, &I); in visitFSub()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonBitSimplify.cpp | 264 unsigned NewSub = Hexagon::NoSubRegister);
969 unsigned NewSub) { in hasTiedUse() argument
973 [NewSub] (const MachineOperand &Op) -> bool { in hasTiedUse()
974 return Op.getSubReg() != NewSub && Op.isTied(); in hasTiedUse()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 863 if (SDValue NewSub = SimplifyMultipleUseDemandedBits( in SimplifyMultipleUseDemandedBits() local
866 Op.getOperand(0), NewSub, Op.getOperand(2)); in SimplifyMultipleUseDemandedBits()
1236 SDValue NewSub = SimplifyMultipleUseDemandedBits( in SimplifyDemandedBits() local
1240 if (NewSub || NewSrc) { in SimplifyDemandedBits()
1241 NewSub = NewSub ? NewSub : Sub; in SimplifyDemandedBits()
1243 SDValue NewOp = TLO.DAG.getNode(Op.getOpcode(), dl, VT, NewSrc, NewSub, in SimplifyDemandedBits()
3097 SDValue NewSub = SimplifyMultipleUseDemandedVectorElts( in SimplifyDemandedVectorElts() local
3099 if (NewSrc || NewSub) { in SimplifyDemandedVectorElts()
3101 NewSub = NewSub ? NewSub : Sub; in SimplifyDemandedVectorElts()
3103 NewSub, Op.getOperand(2)); in SimplifyDemandedVectorElts()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 54229 SDValue NewSub = DAG.getNode( in combineAddOrSubToADCOrSBB() local
54232 SDValue NewEFLAGS = SDValue(NewSub.getNode(), EFLAGS.getResNo()); in combineAddOrSubToADCOrSBB()
54261 SDValue NewSub = in combineAddOrSubToADCOrSBB() local
54264 SDValue NewEFLAGS = NewSub.getValue(EFLAGS.getResNo()); in combineAddOrSubToADCOrSBB()
54291 SDValue NewSub = in combineAddOrSubToADCOrSBB() local
54294 SDValue NewEFLAGS = NewSub.getValue(EFLAGS.getResNo()); in combineAddOrSubToADCOrSBB()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 17572 SDValue NewSub = DAG.getNode(ISD::SUB, DL, VT, Z, Y); in performAddCombineSubShift() local
17573 return DAG.getNode(ISD::ADD, DL, VT, NewSub, Shift); in performAddCombineSubShift()
|