Searched refs:MinVT (Results 1 – 6 of 6) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 1696 MVT MinVT = TLI.getRegisterType(ReturnType->getContext(), MVT::i32); in GetReturnInfo() local
1697 if (VT.bitsLT(MinVT)) in GetReturnInfo()
1698 VT = MinVT; in GetReturnInfo()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 4462 EVT MinVT = getRegisterType(Context, MVT::i32); in getTypeForExtReturn() local
4463 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.cpp | 4044 EVT MinVT = getRegisterType(Context, Cond ? MVT::i64 : MVT::i32); in getTypeForExtReturn() local
4045 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 12777 EVT MinVT = N0.getValueType(); in visitZERO_EXTEND() local
12785 Op = DAG.getZeroExtendInReg(Op, SDLoc(N), MinVT); in visitZERO_EXTEND()
12797 SDValue And = DAG.getZeroExtendInReg(Op, SDLoc(N), MinVT); in visitZERO_EXTEND()
22338 EVT MinVT = SVT; in visitCONCAT_VECTORS() local
22346 MinVT = (!FoundMinVT || OpSVT.bitsLE(MinVT)) ? OpSVT : MinVT; in visitCONCAT_VECTORS()
22357 Opnds.append(NumElts, DAG.getUNDEF(MinVT)); in visitCONCAT_VECTORS()
22366 DAG.getNode(ISD::TRUNCATE, SDLoc(N), MinVT, Op.getOperand(i))); in visitCONCAT_VECTORS()
|
| H A D | TargetLowering.cpp | 4342 EVT MinVT = EVT::getIntegerVT(*DAG.getContext(), MinBits); in SimplifySetCC() local
4343 if (isTypeDesirableForOp(ISD::SETCC, MinVT)) { in SimplifySetCC()
4345 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, MinVT, PreExt); in SimplifySetCC()
4350 SDValue C = DAG.getConstant(C1.trunc(MinBits), dl, MinVT); in SimplifySetCC()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 3414 EVT MinVT = getRegisterType(Context, ReturnMVT); in getTypeForExtReturn() local
3415 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
|