Home
last modified time | relevance | path

Searched refs:MidVT (Results 1 – 5 of 5) sorted by relevance

/openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeDAG.cpp4475 MVT MidVT = MVT::getVectorVT(NewEltVT, OldEltsPerNewElt); in getPromotedVectorElementType() local
4476 assert(TLI.isTypeLegal(MidVT) && "unexpected"); in getPromotedVectorElementType()
4477 return MidVT; in getPromotedVectorElementType()
4931 MVT MidVT = getPromotedVectorElementType(TLI, EltVT, NewEltVT); in PromoteNode() local
4936 NewOps.push_back(DAG.getNode(ISD::BITCAST, SDLoc(Op), MidVT, Op)); in PromoteNode()
4964 MVT MidVT = getPromotedVectorElementType(TLI, EltVT, NewEltVT); in PromoteNode() local
4965 unsigned NewEltsPerOldElt = MidVT.getVectorNumElements(); in PromoteNode()
4985 SDValue NewVec = DAG.getBuildVector(MidVT, SL, NewOps); in PromoteNode()
5010 MVT MidVT = getPromotedVectorElementType(TLI, EltVT, NewEltVT); in PromoteNode() local
5011 unsigned NewEltsPerOldElt = MidVT.getVectorNumElements(); in PromoteNode()
[all …]
H A DLegalizeFloatTypes.cpp542 EVT MidVT = TLI.getTypeToTransformTo(*DAG.getContext(), MVT::f32); in SoftenFloatRes_FP16_TO_FP() local
547 SDValue Res32 = TLI.makeLibCall(DAG, RTLIB::FPEXT_F16_F32, MidVT, Op, in SoftenFloatRes_FP16_TO_FP()
/openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelLowering.cpp3378 EVT MidVT = VT.isVector() ? in performTruncateCombine() local
3382 EVT NewShiftVT = getShiftAmountTy(MidVT, DAG.getDataLayout()); in performTruncateCombine()
3383 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, SL, MidVT, in performTruncateCombine()
3392 SDValue ShrunkShift = DAG.getNode(Src.getOpcode(), SL, MidVT, in performTruncateCombine()
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp16646 MVT MidVT = (N00VT == MVT::v2i64 ? MVT::v4i32 : MVT::v8i16); in performConcatVectorsCombine() local
16647 SmallVector<int, 8> Mask(MidVT.getVectorNumElements()); in performConcatVectorsCombine()
16652 MidVT, dl, in performConcatVectorsCombine()
16653 DAG.getNode(ISD::BITCAST, dl, MidVT, N00), in performConcatVectorsCombine()
16654 DAG.getNode(ISD::BITCAST, dl, MidVT, N10), Mask)); in performConcatVectorsCombine()
/openbsd-src/gnu/llvm/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp50076 EVT MidVT = VT.changeVectorElementType(MVT::i16); in combineTruncateWithSat() local
50077 SDValue Mid = truncateVectorWithPACK(X86ISD::PACKSS, MidVT, USatVal, DL, in combineTruncateWithSat()