Home
last modified time | relevance | path

Searched refs:MachineIRBuilder (Results 1 – 25 of 88) sorted by relevance

1234

/openbsd-src/gnu/llvm/llvm/lib/Target/AMDGPU/
H A DAMDGPULegalizerInfo.h25 class MachineIRBuilder; variable
42 MachineIRBuilder &B) const;
45 MachineIRBuilder &B) const;
47 MachineIRBuilder &B) const;
49 MachineIRBuilder &B) const;
51 MachineIRBuilder &B) const;
53 MachineIRBuilder &B) const;
55 MachineIRBuilder &B, bool Signed) const;
57 MachineIRBuilder &B, bool Signed) const;
60 MachineIRBuilder &B) const;
[all …]
H A DAMDGPUCallLowering.h27 void lowerParameterPtr(Register DstReg, MachineIRBuilder &B,
30 void lowerParameter(MachineIRBuilder &B, ArgInfo &AI, uint64_t Offset,
37 bool lowerReturnVal(MachineIRBuilder &B, const Value *Val,
43 bool lowerReturn(MachineIRBuilder &B, const Value *Val,
47 bool lowerFormalArgumentsKernel(MachineIRBuilder &B, const Function &F,
50 bool lowerFormalArguments(MachineIRBuilder &B, const Function &F,
54 bool passSpecialInputs(MachineIRBuilder &MIRBuilder,
70 isEligibleForTailCallOptimization(MachineIRBuilder &MIRBuilder,
76 MachineIRBuilder &MIRBuilder, MachineInstrBuilder &CallInst,
80 bool lowerTailCall(MachineIRBuilder &MIRBuilder, CallLoweringInfo &Info,
[all …]
H A DAMDGPURegisterBankInfo.h28 class MachineIRBuilder; variable
48 bool buildVCopy(MachineIRBuilder &B, Register DstReg, Register SrcReg) const;
57 MachineIRBuilder &B,
62 Register buildReadFirstLane(MachineIRBuilder &B, MachineRegisterInfo &MRI,
65 bool executeInWaterfallLoop(MachineIRBuilder &B,
91 Register handleD16VData(MachineIRBuilder &B, MachineRegisterInfo &MRI,
95 splitBufferOffsets(MachineIRBuilder &B, Register Offset) const;
126 void split64BitValueForMapping(MachineIRBuilder &B,
/openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/GlobalISel/
H A DIRTranslator.h210 MachineIRBuilder &MIRBuilder);
214 bool translateBitCast(const User &U, MachineIRBuilder &MIRBuilder);
217 bool translateLoad(const User &U, MachineIRBuilder &MIRBuilder);
220 bool translateStore(const User &U, MachineIRBuilder &MIRBuilder);
223 bool translateMemFunc(const CallInst &CI, MachineIRBuilder &MIRBuilder,
226 void getStackGuard(Register DstReg, MachineIRBuilder &MIRBuilder);
229 MachineIRBuilder &MIRBuilder);
231 MachineIRBuilder &MIRBuilder);
242 MachineIRBuilder &MIRBuilder);
245 MachineIRBuilder &MIRBuilder);
[all …]
H A DCallLowering.h38 class MachineIRBuilder; variable
230 MachineIRBuilder &MIRBuilder;
234 ValueHandler(bool IsIncoming, MachineIRBuilder &MIRBuilder, in ValueHandler()
319 IncomingValueHandler(MachineIRBuilder &MIRBuilder, MachineRegisterInfo &MRI) in IncomingValueHandler()
334 OutgoingValueHandler(MachineIRBuilder &MIRBuilder, MachineRegisterInfo &MRI) in OutgoingValueHandler()
400 SmallVectorImpl<ArgInfo> &Args, MachineIRBuilder &MIRBuilder,
410 MachineIRBuilder &MIRBuilder,
450 void insertSRetLoads(MachineIRBuilder &MIRBuilder, Type *RetTy,
456 void insertSRetStores(MachineIRBuilder &MIRBuilder, Type *RetTy,
469 void insertSRetOutgoingArgument(MachineIRBuilder &MIRBuilder,
[all …]
H A DCSEMIRBuilder.h32 class CSEMIRBuilder : public MachineIRBuilder {
92 using MachineIRBuilder::MachineIRBuilder;
98 using MachineIRBuilder::buildConstant;
104 using MachineIRBuilder::buildFConstant;
H A DInlineAsmLowering.h22 class MachineIRBuilder; variable
38 bool lowerInlineAsm(MachineIRBuilder &MIRBuilder, const CallBase &CB,
49 MachineIRBuilder &MIRBuilder) const;
/openbsd-src/gnu/llvm/llvm/lib/Target/SPIRV/
H A DSPIRVGlobalRegistry.h44 MachineIRBuilder &MIRBuilder);
53 SPIRVType *createSPIRVType(const Type *Type, MachineIRBuilder &MIRBuilder,
57 SPIRVType *findSPIRVType(const Type *Ty, MachineIRBuilder &MIRBuilder,
62 restOfCreateSPIRVType(const Type *Type, MachineIRBuilder &MIRBuilder,
107 MachineIRBuilder &MIRBuilder,
128 MachineIRBuilder &MIRBuilder,
142 MachineIRBuilder &MIRBuilder);
180 SPIRVType *getOpTypeBool(MachineIRBuilder &MIRBuilder);
182 SPIRVType *getOpTypeInt(uint32_t Width, MachineIRBuilder &MIRBuilder,
185 SPIRVType *getOpTypeFloat(uint32_t Width, MachineIRBuilder &MIRBuilder);
[all …]
H A DSPIRVGlobalRegistry.cpp47 const Type *Type, Register VReg, MachineIRBuilder &MIRBuilder, in assignTypeToVReg()
62 static Register createTypeVReg(MachineIRBuilder &MIRBuilder) { in createTypeVReg()
75 SPIRVType *SPIRVGlobalRegistry::getOpTypeBool(MachineIRBuilder &MIRBuilder) { in getOpTypeBool()
81 MachineIRBuilder &MIRBuilder, in getOpTypeInt()
91 MachineIRBuilder &MIRBuilder) { in getOpTypeFloat()
98 SPIRVType *SPIRVGlobalRegistry::getOpTypeVoid(MachineIRBuilder &MIRBuilder) { in getOpTypeVoid()
105 MachineIRBuilder &MIRBuilder) { in getOpTypeVector()
120 MachineIRBuilder *MIRBuilder, in getOrCreateConstIntReg()
178 MachineIRBuilder &MIRBuilder, in buildConstantInt()
224 MachineIRBuilder &MIRBuilder, in buildConstantFP()
[all …]
H A DSPIRVCallLowering.h33 bool lowerReturn(MachineIRBuilder &MIRBuiler, const Value *Val,
38 bool lowerFormalArguments(MachineIRBuilder &MIRBuilder, const Function &F,
43 bool lowerCall(MachineIRBuilder &MIRBuilder,
H A DSPIRVBuiltins.cpp276 buildBoolRegister(MachineIRBuilder &MIRBuilder, const SPIRVType *ResultType, in buildBoolRegister()
300 static bool buildSelectInst(MachineIRBuilder &MIRBuilder, in buildSelectInst()
322 MachineIRBuilder &MIRBuilder, in buildLoadInst()
340 static Register buildBuiltinVariableLoad(MachineIRBuilder &MIRBuilder, in buildBuiltinVariableLoad()
374 MachineIRBuilder &MIB,
412 static Register buildConstantIntReg(uint64_t Val, MachineIRBuilder &MIRBuilder, in buildConstantIntReg()
420 MachineIRBuilder &MIRBuilder, in buildScopeReg()
451 MachineIRBuilder &MIRBuilder) { in buildAtomicInitInst()
463 MachineIRBuilder &MIRBuilder, in buildAtomicLoadInst()
497 MachineIRBuilder &MIRBuilder, in buildAtomicStoreInst()
[all …]
H A DSPIRVUtils.h25 class MachineIRBuilder; variable
48 MachineIRBuilder &MIRBuilder);
51 void buildOpDecorate(Register Reg, MachineIRBuilder &MIRBuilder,
/openbsd-src/gnu/llvm/llvm/lib/CodeGen/GlobalISel/
H A DMachineIRBuilder.cpp24 void MachineIRBuilder::setMF(MachineFunction &MF) { in setMF()
39 MachineInstrBuilder MachineIRBuilder::buildInstrNoInsert(unsigned Opcode) { in buildInstrNoInsert()
43 MachineInstrBuilder MachineIRBuilder::insertInstr(MachineInstrBuilder MIB) { in insertInstr()
50 MachineIRBuilder::buildDirectDbgValue(Register Reg, const MDNode *Variable, in buildDirectDbgValue()
63 MachineIRBuilder::buildIndirectDbgValue(Register Reg, const MDNode *Variable, in buildIndirectDbgValue()
75 MachineInstrBuilder MachineIRBuilder::buildFIDbgValue(int FI, in buildFIDbgValue()
90 MachineInstrBuilder MachineIRBuilder::buildConstDbgValue(const Constant &C, in buildConstDbgValue()
125 MachineInstrBuilder MachineIRBuilder::buildDbgLabel(const MDNode *Label) { in buildDbgLabel()
134 MachineInstrBuilder MachineIRBuilder::buildDynStackAlloc(const DstOp &Res, in buildDynStackAlloc()
145 MachineInstrBuilder MachineIRBuilder::buildFrameIndex(const DstOp &Res, in buildFrameIndex()
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/GISel/
H A DAArch64CallLowering.h27 class MachineIRBuilder; variable
34 bool lowerReturn(MachineIRBuilder &MIRBuilder, const Value *Val,
44 bool lowerFormalArguments(MachineIRBuilder &MIRBuilder, const Function &F,
48 bool lowerCall(MachineIRBuilder &MIRBuilder,
53 isEligibleForTailCallOptimization(MachineIRBuilder &MIRBuilder,
63 using RegHandler = std::function<void(MachineIRBuilder &, Type *, unsigned,
67 std::function<void(MachineIRBuilder &, int, CCValAssign &)>;
69 bool lowerTailCall(MachineIRBuilder &MIRBuilder, CallLoweringInfo &Info,
H A DAArch64LegalizerInfo.h38 MachineIRBuilder &MIRBuilder) const;
40 MachineIRBuilder &MIRBuilder,
43 MachineIRBuilder &MIRBuilder,
47 MachineIRBuilder &MIRBuilder,
H A DAArch64PostLegalizerCombiner.cpp97 MachineInstr &MI, MachineRegisterInfo &MRI, MachineIRBuilder &B, in applyExtractVecEltPairwiseAdd()
126 std::function<void(MachineIRBuilder &B, Register DstReg)> &ApplyFn) { in matchAArch64MulConstCombine()
213 ApplyFn = [=](MachineIRBuilder &B, Register DstReg) { in matchAArch64MulConstCombine()
238 MachineInstr &MI, MachineRegisterInfo &MRI, MachineIRBuilder &B, in applyAArch64MulConstCombine()
239 std::function<void(MachineIRBuilder &B, Register DstReg)> &ApplyFn) { in applyAArch64MulConstCombine()
257 MachineIRBuilder &B, GISelChangeObserver &Observer) { in applyFoldMergeToZext()
287 MachineIRBuilder &B, in applyMutateAnyExtToZExt()
313 MachineIRBuilder &B, in applySplitStoreZero128()
359 MachineIRBuilder &B) const override;
364 MachineIRBuilder &B) const { in combine()
H A DAArch64PostLegalizerLowering.cpp440 MachineIRBuilder MIRBuilder(MI); in applyShuffleVectorPseudo()
450 MachineIRBuilder MIRBuilder(MI); in applyEXT()
499 MachineIRBuilder &Builder, in applyINS()
547 MachineIRBuilder MIB(MI); in applyVAshrLshrImm()
673 MachineIRBuilder &MIB, GISelChangeObserver &Observer) { in applyAdjustICmpImmAndPred()
739 MachineIRBuilder &B, std::pair<unsigned, int> &MatchInfo) { in applyDupLane()
779 MachineIRBuilder &B) { in applyBuildVectorToDup()
898 static std::function<Register(MachineIRBuilder &)>
908 return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &MIB) { in getVectorFCMP()
915 return [LHS, RHS, IsZero, DstTy](MachineIRBuilder &MIB) { in getVectorFCMP()
[all …]
/openbsd-src/gnu/llvm/llvm/lib/Target/ARM/
H A DARMCallLowering.h27 class MachineIRBuilder; variable
34 bool lowerReturn(MachineIRBuilder &MIRBuilder, const Value *Val,
38 bool lowerFormalArguments(MachineIRBuilder &MIRBuilder, const Function &F,
42 bool lowerCall(MachineIRBuilder &MIRBuilder,
46 bool lowerReturnVal(MachineIRBuilder &MIRBuilder, const Value *Val,
/openbsd-src/gnu/llvm/llvm/lib/Target/M68k/GISel/
H A DM68kCallLowering.h34 bool lowerReturn(MachineIRBuilder &MIRBuilder, const Value *Val,
38 bool lowerFormalArguments(MachineIRBuilder &MIRBuilder, const Function &F,
42 bool lowerCall(MachineIRBuilder &MIRBuilder,
48 M68kIncomingValueHandler(MachineIRBuilder &MIRBuilder, in M68kIncomingValueHandler()
67 FormalArgHandler(MachineIRBuilder &MIRBuilder, MachineRegisterInfo &MRI) in FormalArgHandler()
72 CallReturnHandler(MachineIRBuilder &MIRBuilder, MachineRegisterInfo &MRI, in CallReturnHandler()
/openbsd-src/gnu/llvm/llvm/lib/Target/PowerPC/GISel/
H A DPPCCallLowering.h29 bool lowerReturn(MachineIRBuilder &MIRBuilder, const Value *Val,
32 bool lowerFormalArguments(MachineIRBuilder &MIRBuilder, const Function &F,
35 bool lowerCall(MachineIRBuilder &MIRBuilder,
41 PPCIncomingValueHandler(MachineIRBuilder &MIRBuilder, in PPCIncomingValueHandler()
66 FormalArgHandler(MachineIRBuilder &MIRBuilder, MachineRegisterInfo &MRI) in FormalArgHandler()
H A DPPCCallLowering.cpp34 OutgoingArgHandler(MachineIRBuilder &MIRBuilder, MachineRegisterInfo &MRI, in OutgoingArgHandler()
73 bool PPCCallLowering::lowerReturn(MachineIRBuilder &MIRBuilder, in lowerReturn()
108 bool PPCCallLowering::lowerCall(MachineIRBuilder &MIRBuilder, in lowerCall()
113 bool PPCCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder, in lowerFormalArguments()
156 auto BuildLoad = [](MachineIRBuilder &MIRBuilder, MachinePointerInfo &MPO, in assignValueToAddress()
/openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/GISel/
H A DRISCVCallLowering.h30 bool lowerReturn(MachineIRBuilder &MIRBuiler, const Value *Val,
34 bool lowerFormalArguments(MachineIRBuilder &MIRBuilder, const Function &F,
38 bool lowerCall(MachineIRBuilder &MIRBuilder,
H A DRISCVCallLowering.cpp24 bool RISCVCallLowering::lowerReturn(MachineIRBuilder &MIRBuilder, in lowerReturn()
37 bool RISCVCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder, in lowerFormalArguments()
48 bool RISCVCallLowering::lowerCall(MachineIRBuilder &MIRBuilder, in lowerCall()
/openbsd-src/gnu/llvm/llvm/lib/Target/Mips/
H A DMipsCallLowering.h27 bool lowerReturn(MachineIRBuilder &MIRBuilder, const Value *Val,
31 bool lowerFormalArguments(MachineIRBuilder &MIRBuilder, const Function &F,
35 bool lowerCall(MachineIRBuilder &MIRBuilder,
/openbsd-src/gnu/llvm/llvm/lib/Target/X86/
H A DX86CallLowering.h29 bool lowerReturn(MachineIRBuilder &MIRBuilder, const Value *Val,
33 bool lowerFormalArguments(MachineIRBuilder &MIRBuilder, const Function &F,
37 bool lowerCall(MachineIRBuilder &MIRBuilder,

1234