Searched refs:MM0 (Results 1 – 13 of 13) sorted by relevance
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86Instr3DNow.td | 77 Defs = [MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7,
|
| H A D | X86CallingConv.td | 258 // MMX vector types are always returned in MM0. If the target doesn't have 259 // MM0, it doesn't support these vector types. 260 CCIfType<[x86mmx], CCAssignToReg<[MM0]>>, 857 CCAssignToReg<[MM0, MM1, MM2]>>>,
|
| H A D | X86InstrMMX.td | 152 Defs = [MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7,
|
| H A D | X86RegisterInfo.td | 187 def MM0 : X86Reg<"mm0", 0>, DwarfRegNum<[41, 29, 29]>;
|
| H A D | X86InstrCompiler.td | 487 MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7, 507 MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7,
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/Disassembler/ |
| H A D | X86DisassemblerDecoder.h | 206 ENTRY(MM0) \
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/MCTargetDesc/ |
| H A D | X86MCTargetDesc.cpp | 225 {codeview::RegisterId::MM0, X86::MM0}, in initLLVMToSEHAndCVRegMapping()
|
| H A D | X86InstComments.cpp | 243 if (X86::MM0 <= RegNo && RegNo <= X86::MM7) in getVectorRegSize()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/DebugInfo/CodeView/ |
| H A D | CodeViewRegisters.def | 143 CV_REGISTER(MM0, 146)
|
| /openbsd-src/gnu/llvm/llvm/docs/TableGen/ |
| H A D | index.rst | 69 MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7, R10, R10B, R10D, R10W, R11, R11B, R11D,
|
| H A D | ProgRef.rst | 866 MM0, MM1, MM2, MM3, MM4, MM5, MM6, MM7, XMM0, XMM1, XMM2,
|
| /openbsd-src/gnu/llvm/llvm/lib/Analysis/ |
| H A D | InstructionSimplify.cpp | 6016 auto *MM0 = dyn_cast<IntrinsicInst>(Op0); in foldMinMaxSharedOp() local 6017 if (!MM0) in foldMinMaxSharedOp() 6019 Intrinsic::ID IID0 = MM0->getIntrinsicID(); in foldMinMaxSharedOp() 6025 return MM0; in foldMinMaxSharedOp()
|
| /openbsd-src/gnu/llvm/llvm/docs/ |
| H A D | CodeGenerator.rst | 1278 ``EAX`` is denoted by 43, and the MMX register ``MM0`` is mapped to 65.
|