| /openbsd-src/gnu/llvm/llvm/lib/Target/VE/ |
| H A D | VECustomDAG.cpp | 64 case ISD::MLOAD: in getVVPOpcode()
205 case ISD::MLOAD: in getMaskPos()
|
| H A D | VEISelLowering.cpp | 346 for (unsigned MemOpc : {ISD::MLOAD, ISD::MSTORE, ISD::LOAD, ISD::STORE}) in initVPUActions()
1943 case ISD::MLOAD: in LowerOperation()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 1211 MLOAD, enumerator
|
| H A D | SelectionDAGNodes.h | 1426 case ISD::MLOAD:
2633 return getOperand(getOpcode() == ISD::MLOAD ? 2 : 3);
2636 return getOperand(getOpcode() == ISD::MLOAD ? 3 : 4);
2652 return N->getOpcode() == ISD::MLOAD ||
2665 : MaskedLoadStoreSDNode(ISD::MLOAD, Order, dl, VTs, AM, MemVT, MMO) {
2680 return N->getOpcode() == ISD::MLOAD;
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLoweringHVX.cpp | 139 setOperationAction(ISD::MLOAD, T, Custom); in initializeHVXLowering()
178 setOperationAction(ISD::MLOAD, P, Custom); in initializeHVXLowering()
221 setOperationAction(ISD::MLOAD, T, Custom); in initializeHVXLowering()
289 setOperationAction(ISD::MLOAD, T, Custom); in initializeHVXLowering()
380 setOperationAction(ISD::MLOAD, BoolW, Custom); in initializeHVXLowering()
2178 assert(Opc == ISD::MLOAD || Opc == ISD::MSTORE); in LowerHvxMaskedOp()
2180 if (Opc == ISD::MLOAD) { in LowerHvxMaskedOp()
2983 uint64_t MemSize = (MemOpc == ISD::MLOAD || MemOpc == ISD::MSTORE) in SplitHvxMemOp()
3007 assert(MemOpc == ISD::MLOAD || MemOpc == ISD::MSTORE); in SplitHvxMemOp()
3014 if (MemOpc == ISD::MLOAD) { in SplitHvxMemOp()
[all …]
|
| /openbsd-src/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGDumper.cpp | 400 case ISD::MLOAD: return "masked_load"; in getOperationName()
|
| H A D | LegalizeIntegerTypes.cpp | 75 case ISD::MLOAD: Res = PromoteIntRes_MLOAD(cast<MaskedLoadSDNode>(N)); in PromoteIntegerResult()
1665 case ISD::MLOAD: Res = PromoteIntOp_MLOAD(cast<MaskedLoadSDNode>(N), in PromoteIntegerOperand()
|
| H A D | LegalizeVectorTypes.cpp | 983 case ISD::MLOAD: in SplitVectorResult()
3925 case ISD::MLOAD: in WidenVectorResult()
|
| H A D | SelectionDAG.cpp | 814 case ISD::MLOAD: { in AddNodeIDCustom()
8879 AddNodeIDNode(ID, ISD::MLOAD, VTs, Ops); in getMaskedLoad()
|
| H A D | DAGCombiner.cpp | 1807 case ISD::MLOAD: return visitMLOAD(N); in visit()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 1228 setOperationAction(ISD::MLOAD, VT, Custom); in AArch64TargetLowering()
1321 setOperationAction(ISD::MLOAD, VT, Custom); in AArch64TargetLowering()
1367 setOperationAction(ISD::MLOAD, VT, Custom); in AArch64TargetLowering()
1428 setOperationAction(ISD::MLOAD, VT, Custom); in AArch64TargetLowering()
1769 setOperationAction(ISD::MLOAD, VT, Custom); in addTypeForStreamingSVE()
1890 setOperationAction(ISD::MLOAD, VT, Custom); in addTypeForFixedLengthSVE()
6030 case ISD::MLOAD: in LowerOperation()
18350 return OC == ISD::LOAD || OC == ISD::MLOAD || in isCheapToExtend()
18836 if (N->getOperand(0).getOpcode() == ISD::MLOAD && in performUnpackCombine()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 654 setOperationAction({ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, in RISCVTargetLowering()
743 setOperationAction({ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, in RISCVTargetLowering()
873 {ISD::MLOAD, ISD::MSTORE, ISD::MGATHER, ISD::MSCATTER}, VT, Custom); in RISCVTargetLowering()
942 setOperationAction({ISD::LOAD, ISD::STORE, ISD::MLOAD, ISD::MSTORE, in RISCVTargetLowering()
4093 case ISD::MLOAD: in LowerOperation()
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 1456 case ISD::MLOAD: in SelectT2AddrModeImm7Offset()
4022 case ISD::MLOAD: in Select()
|
| H A D | ARMISelLowering.cpp | 265 setOperationAction(ISD::MLOAD, VT, Custom); in addMVEVectorTypes()
339 setOperationAction(ISD::MLOAD, VT, Custom); in addMVEVectorTypes()
10497 case ISD::MLOAD: in LowerOperation()
|
| /openbsd-src/gnu/llvm/llvm/include/llvm/Target/ |
| H A D | TargetSelectionDAG.td | 682 def masked_ld : SDNode<"ISD::MLOAD", SDTMaskedLoad,
|
| /openbsd-src/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 1520 setOperationAction(ISD::MLOAD, VT, Subtarget.hasVLX() ? Legal : Custom); in X86TargetLowering()
1726 setOperationAction(ISD::MLOAD, VT, Custom); in X86TargetLowering()
1893 setOperationAction(ISD::MLOAD, VT, Legal); in X86TargetLowering()
1900 setOperationAction(ISD::MLOAD, VT, Legal); in X86TargetLowering()
2020 setOperationAction(ISD::MLOAD, VT, Subtarget.hasVLX() ? Legal : Custom); in X86TargetLowering()
2384 ISD::MLOAD, in X86TargetLowering()
33303 case ISD::MLOAD: return LowerMLOAD(Op, Subtarget, DAG); in LowerOperation()
56437 case ISD::MLOAD: return combineMaskedLoad(N, DAG, DCI, Subtarget); in PerformDAGCombine()
|